Loading...
Defined in 7 files as a macro:
- dts/upstream/include/dt-bindings/reset/altr,rst-mgr-a10.h, line 23 (as a macro)
- dts/upstream/include/dt-bindings/reset/altr,rst-mgr-s10.h, line 26 (as a macro)
- dts/upstream/include/dt-bindings/reset/altr,rst-mgr.h, line 39 (as a macro)
- include/dt-bindings/reset/altr,rst-mgr-a10.h, line 31 (as a macro)
- include/dt-bindings/reset/altr,rst-mgr-agx5.h, line 17 (as a macro)
- include/dt-bindings/reset/altr,rst-mgr-s10.h, line 25 (as a macro)
- include/dt-bindings/reset/altr,rst-mgr.h, line 39 (as a macro)
Referenced in 12 files:
- arch/arm/dts/socfpga.dtsi, line 744
- arch/arm/dts/socfpga_agilex-u-boot.dtsi, line 57
- arch/arm/dts/socfpga_agilex.dtsi, line 294
- arch/arm/dts/socfpga_agilex5-u-boot.dtsi, line 39
- arch/arm/dts/socfpga_agilex5.dtsi, line 327
- arch/arm/dts/socfpga_arria10.dtsi, line 661
- arch/arm/dts/socfpga_n5x-u-boot.dtsi, line 94
- arch/arm/dts/socfpga_stratix10.dtsi, line 230
- dts/upstream/src/arm/intel/socfpga/socfpga.dtsi, line 766
- dts/upstream/src/arm/intel/socfpga/socfpga_arria10.dtsi, line 667
- dts/upstream/src/arm64/altera/socfpga_stratix10.dtsi, line 327
- dts/upstream/src/arm64/intel/socfpga_agilex.dtsi, line 325