Loading...
Defined in 7 files as a macro:
- dts/upstream/include/dt-bindings/reset/altr,rst-mgr-a10.h, line 63 (as a macro)
- dts/upstream/include/dt-bindings/reset/altr,rst-mgr-s10.h, line 69 (as a macro)
- dts/upstream/include/dt-bindings/reset/altr,rst-mgr.h, line 33 (as a macro)
- include/dt-bindings/reset/altr,rst-mgr-a10.h, line 71 (as a macro)
- include/dt-bindings/reset/altr,rst-mgr-agx5.h, line 60 (as a macro)
- include/dt-bindings/reset/altr,rst-mgr-s10.h, line 66 (as a macro)
- include/dt-bindings/reset/altr,rst-mgr.h, line 33 (as a macro)
Referenced in 10 files:
- arch/arm/dts/socfpga.dtsi, line 895
- arch/arm/dts/socfpga_agilex.dtsi, line 448
- arch/arm/dts/socfpga_agilex5.dtsi, line 453
- arch/arm/dts/socfpga_arria10.dtsi, line 838
- arch/arm/dts/socfpga_stratix10.dtsi, line 342
- dts/upstream/src/arm/intel/socfpga/socfpga.dtsi, line 918
- dts/upstream/src/arm/intel/socfpga/socfpga_arria10.dtsi, line 855
- dts/upstream/src/arm64/altera/socfpga_stratix10.dtsi, line 496
- dts/upstream/src/arm64/intel/socfpga_agilex.dtsi, line 520
- dts/upstream/src/arm64/intel/socfpga_agilex5.dtsi, line 402