• Home
  • Docs
  • Source
  • Mailing List
  • github

U-Boot

Source Code Browser

Open Menu /

Projects

  • concept
  • u-boot

Versions

  • master
    • master
  • c2026
    • c2026.02
      • c2026.02-rc1
  • c2025
    • c2025.12
      • c2025.12-rc3
      • c2025.12
    • c2025.10
      • c2025.10-rc3
      • c2025.10-rc2
      • c2025.10
    • c2025.09
      • c2025.09-rc1
Loading...

Defined in 7 files as a macro:

  • dts/upstream/include/dt-bindings/reset/altr,rst-mgr-a10.h, line 19 (as a macro)
  • dts/upstream/include/dt-bindings/reset/altr,rst-mgr-s10.h, line 22 (as a macro)
  • dts/upstream/include/dt-bindings/reset/altr,rst-mgr.h, line 19 (as a macro)
  • include/dt-bindings/reset/altr,rst-mgr-a10.h, line 27 (as a macro)
  • include/dt-bindings/reset/altr,rst-mgr-agx5.h, line 13 (as a macro)
  • include/dt-bindings/reset/altr,rst-mgr-s10.h, line 21 (as a macro)
  • include/dt-bindings/reset/altr,rst-mgr.h, line 19 (as a macro)

Referenced in 10 files:

  • arch/arm/dts/socfpga.dtsi, line 923
  • arch/arm/dts/socfpga_agilex.dtsi, line 477
  • arch/arm/dts/socfpga_agilex5.dtsi, line 483
  • arch/arm/dts/socfpga_arria10.dtsi, line 865
  • arch/arm/dts/socfpga_stratix10.dtsi, line 370
  • dts/upstream/src/arm/intel/socfpga/socfpga.dtsi, line 946
  • dts/upstream/src/arm/intel/socfpga/socfpga_arria10.dtsi, line 882
  • dts/upstream/src/arm64/altera/socfpga_stratix10.dtsi, line 518
  • dts/upstream/src/arm64/intel/socfpga_agilex.dtsi, line 542
  • dts/upstream/src/arm64/intel/socfpga_agilex5.dtsi, line 424
concept master Top powered by Elixir