Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 | // SPDX-License-Identifier: (GPL-2.0+ OR MIT) /* * (C) Copyright 2019 Rockchip Electronics Co., Ltd */ #include "rockchip-u-boot.dtsi" / { aliases { mmc0 = &emmc; mmc1 = &sdmmc; }; chosen { u-boot,spl-boot-order = &emmc, &sdmmc; }; dmc { bootph-all; compatible = "rockchip,px30-dmc", "syscon"; reg = <0x0 0xff2a0000 0x0 0x1000>; }; rng: rng@ff0b0000 { compatible = "rockchip,cryptov2-rng"; reg = <0x0 0xff0b0000 0x0 0x4000>; }; }; &otp { bootph-some-ram; }; &uart2 { clock-frequency = <24000000>; bootph-all; }; &uart2m0_xfer { bootph-all; }; &uart5 { clock-frequency = <24000000>; bootph-all; }; &uart5_cts { bootph-all; }; &uart5_rts { bootph-all; }; &uart5_xfer { bootph-all; }; &sdmmc { bootph-all; /* mmc to sram can't do dma, prevent aborts transferring TF-A parts */ u-boot,spl-fifo-mode; }; &emmc { bootph-all; /* mmc to sram can't do dma, prevent aborts transferring TF-A parts */ u-boot,spl-fifo-mode; }; &grf { bootph-all; }; &pmugrf { bootph-all; }; &xin24m { bootph-all; }; &cru { bootph-all; /delete-property/ assigned-clocks; /delete-property/ assigned-clock-rates; }; &pmucru { bootph-all; /delete-property/ assigned-clocks; /delete-property/ assigned-clock-rates; }; &saradc { bootph-all; status = "okay"; }; &gpio0 { bootph-all; gpio-ranges = <&pinctrl 0 0 32>; }; &gpio1 { bootph-all; gpio-ranges = <&pinctrl 0 32 32>; }; &gpio2 { bootph-all; gpio-ranges = <&pinctrl 0 64 32>; }; &gpio3 { bootph-all; gpio-ranges = <&pinctrl 0 96 32>; }; |