Open Menu / arch / arm / mach-imx / imx9 / scmi / clock.c
Loading...
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright 2025 NXP
 */

#include <asm/arch/clock.h>
#include <dm/uclass.h>
#include <scmi_agent.h>
#include <scmi_nxp_protocols.h>
#include "common.h"

u32 get_arm_core_clk(void)
{
	u32 val;

	val = imx_clk_scmi_get_rate(SCMI_CLK(SEL_A55C0));
	if (val)
		return val;
	return imx_clk_scmi_get_rate(SCMI_CLK(A55));
}

void init_uart_clk(u32 index)
{
	u32 clock_id;

	switch (index) {
	case 0:
		clock_id = SCMI_CLK(LPUART1);
		break;
	case 1:
		clock_id = SCMI_CLK(LPUART2);
		break;
	case 2:
		clock_id = SCMI_CLK(LPUART3);
		break;
	default:
		return;
	}

	/* 24MHz */
	imx_clk_scmi_enable(clock_id, false);
	imx_clk_scmi_set_parent(clock_id, SCMI_CLK(24M));
	imx_clk_scmi_set_rate(clock_id, 24000000);
	imx_clk_scmi_enable(clock_id, true);
}

unsigned int mxc_get_clock(enum mxc_clock clk)
{
	switch (clk) {
	case MXC_ARM_CLK:
		return get_arm_core_clk();
	case MXC_IPG_CLK:
		return imx_clk_scmi_get_rate(SCMI_CLK(BUSWAKEUP));
	case MXC_CSPI_CLK:
		return imx_clk_scmi_get_rate(SCMI_CLK(LPSPI1));
	case MXC_ESDHC_CLK:
		return imx_clk_scmi_get_rate(SCMI_CLK(USDHC1));
	case MXC_ESDHC2_CLK:
		return imx_clk_scmi_get_rate(SCMI_CLK(USDHC2));
	case MXC_ESDHC3_CLK:
		return imx_clk_scmi_get_rate(SCMI_CLK(USDHC3));
	case MXC_UART_CLK:
		return imx_clk_scmi_get_rate(SCMI_CLK(LPUART1));
	case MXC_FLEXSPI_CLK:
		return imx_clk_scmi_get_rate(SCMI_CLK(FLEXSPI1));
	default:
		return -1;
	};

	return -1;
};