Open Menu / arch / powerpc / cpu / mpc8xx / Kconfig
Loading...
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
menu "mpc8xx CPU"
	depends on MPC8xx

config SYS_CPU
	default "mpc8xx"

choice
	prompt "Target select"
	optional

config TARGET_MCR3000
	bool "Support MCR3000 board from CSSI"

config TARGET_CMPC885
	bool "Support CMPC885 board from CSSI"

endchoice

choice
	prompt "CPU select"
	default MPC866

config MPC866
	bool "MPC866"
	select SYS_CACHE_SHIFT_4

config MPC885
	bool "MPC885"
	select SYS_CACHE_SHIFT_4

endchoice

choice
	prompt "Microcode patch selection"
	default NO_UCODE_PATCH
	help
	  This allows loading of CPM microcode.

	  Only one microcode can be loaded at a time.

config NO_UCODE_PATCH
	bool "None"

config USB_SOF_UCODE_PATCH
	bool "USB SOF patch"
	depends on MPC885
	help
	  This microcode fixes CPM15 errata:

	  When the USB controller is configured in Host mode, and the
	  SOF generation (SFTE=1 in USMOD register) is being used,
	  there may be false CRC error indication in other SCCs.
	  Although the data is received correctly, the CRC result
	  will be corrupted.

config SMC_UCODE_PATCH
	bool "SMC relocation patch"
	help
	  This microcode relocates SMC1 and SMC2 parameter RAMs to allow
	  extended parameter RAM for SCC3 and SCC4 (ex: for QMC mode)

config SMC1_RPBASE
	hex "SMC1 relocation offset"
	depends on SMC_UCODE_PATCH
	default 0x1e80
	help
	  Offset of SMC1 parameter RAM to be written to RPBASE register.

config SMC2_RPBASE
	hex "SMC2 relocation offset"
	depends on SMC_UCODE_PATCH
	default 0x1f80
	help
	  Offset of SMC2 parameter RAM to be written to RPBASE register.

endchoice

comment "Specific commands"

config CMD_IMMAP
	bool "Enable various commands to dump IMMR information"
	help
	  This enables various commands such as:

	    siuinfo - print System Interface Unit (SIU) registers
	    memcinfo - print Memory Controller registers

comment "Configuration Registers"

config SYS_SIUMCR
	hex "SIUMCR register"
	help
	  SIU Module Configuration (11-6)

config SYS_SYPCR
	hex "SYPCR register" if !WDT_MPC8xxx
	default 0x0
	help
	  System Protection Control (11-9)

config SYS_TBSCR
	hex "TBSCR register"
	help
	  Time Base Status and Control (11-26)

config SYS_PISCR
	hex "PISCR register"
	help
	  Periodic Interrupt Status and Control (11-31)

config SYS_PLPRCR_BOOL
	bool "Customise PLPRCR"

config SYS_PLPRCR
	hex "PLPRCR register"
	depends on SYS_PLPRCR_BOOL
	help
	  PLL, Low-Power, and Reset Control Register (15-30)

config SYS_SCCR
	hex "SCCR register"
	help
	  System Clock and reset Control Register (15-27)

config SYS_SCCR_MASK
	hex "MASK for setting SCCR register"

config SYS_DER
	hex "DER register"
	help
	  Debug Event Register (37-47)

source "board/cssi/mcr3000/Kconfig"

source "board/cssi/cmpc885/Kconfig"
endmenu