Open Menu / arch / riscv / include / asm / arch-andes / csr.h
Loading...
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
// SPDX-License-Identifier: GPL-2.0+
/*
 * Copyright (C) 2023 Andes Technology Corporation
 */

#ifndef _ASM_ANDES_CSR_H
#define _ASM_ANDES_CSR_H

#include <asm/asm.h>
#include <linux/bitops.h>
#include <linux/const.h>

#define CSR_MCACHE_CTL 0x7ca
#define CSR_MMISC_CTL 0x7d0
#define CSR_UCCTLCOMMAND 0x80c

/* mcache_ctl register */

#define MCACHE_CTL_IC_EN		BIT(0)
#define MCACHE_CTL_DC_EN		BIT(1)
#define MCACHE_CTL_IC_ECCEN		BIT(3)
#define MCACHE_CTL_DC_ECCEN		BIT(5)
#define MCACHE_CTL_CCTL_SUEN		BIT(8)
#define MCACHE_CTL_IC_PREFETCH_EN	BIT(9)
#define MCACHE_CTL_DC_PREFETCH_EN	BIT(10)
#define MCACHE_CTL_DC_WAROUND_EN	BIT(13)
#define MCACHE_CTL_L2C_WAROUND_EN	BIT(15)
#define MCACHE_CTL_TLB_ECCEN		BIT(18)
#define MCACHE_CTL_DC_COHEN		BIT(19)
#define MCACHE_CTL_DC_COHSTA		BIT(20)

/* mmisc_ctl register */
#define MMISC_CTL_NON_BLOCKING_EN	BIT(8)

#define CCTL_L1D_WBINVAL_ALL 6

#endif /* _ASM_ANDES_CSR_H */