Open Menu / board / phytec / phycore_am62x / phycore-ddr-data.h
Loading...
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
198
199
200
201
202
203
204
205
206
/* SPDX-License-Identifier: GPL-2.0-or-later */
/*
 * Copyright (C) 2024 PHYTEC Messtechnik GmbH
 * Author: Wadim Egorov <w.egorov@phytec.de>
 */

#ifndef PHYCORE_DDR_DATA
#define PHYCORE_DDR_DATA

#include "../common/k3/k3_ddrss_patch.h"

/* 1 GB variant delta */
struct ddr_reg ddr_1gb_ctl_regs[] = {
	{ 55, 0x0400DB60 },
	{ 58, 0x0400DB60 },
	{ 61, 0x0400DB60 },
	{ 73, 0x00001860 },
	{ 75, 0x00001860 },
	{ 77, 0x00001860 },
	{ 119, 0x00061800 },
	{ 120, 0x00061800 },
	{ 121, 0x00061800 },
	{ 122, 0x00061800 },
	{ 123, 0x00061800 },
	{ 125, 0x0000AAA0 },
	{ 126, 0x00061800 },
	{ 127, 0x00061800 },
	{ 128, 0x00061800 },
	{ 129, 0x00061800 },
	{ 130, 0x00061800 },
	{ 132, 0x0000AAA0 },
	{ 133, 0x00061800 },
	{ 134, 0x00061800 },
	{ 135, 0x00061800 },
	{ 136, 0x00061800 },
	{ 137, 0x00061800 },
	{ 139, 0x0000AAA0 },
	{ 206, 0x00000000 },
	{ 209, 0x00000000 },
	{ 212, 0x00000000 },
	{ 215, 0x00000000 },
	{ 218, 0x00000000 },
	{ 221, 0x00000000 },
	{ 230, 0x00000000 },
	{ 231, 0x00000000 },
	{ 232, 0x00000000 },
	{ 233, 0x00000000 },
	{ 234, 0x00000000 },
	{ 235, 0x00000000 },
	{ 316, 0x01010000 },
	{ 318, 0x3FFF0000 },
	{ 327, 0x00000C01 },
	{ 328, 0x00000000 },
	{ 385, 0x000030C0 },
	{ 390, 0x0000DB60 },
	{ 391, 0x0001E780 },
	{ 394, 0x000030C0 },
	{ 399, 0x0000DB60 },
	{ 400, 0x0001E780 },
	{ 403, 0x000030C0 },
	{ 408, 0x0000DB60 },
	{ 409, 0x0001E780 }
};

struct ddr_reg ddr_1gb_pi_regs[] = {
	{ 77, 0x04000100 },
	{ 176, 0x00001860 },
	{ 178, 0x00001860 },
	{ 180, 0x04001860 },
	{ 233, 0x0000C570 },
	{ 238, 0x0000C570 },
	{ 243, 0x0000C570 },
	{ 247, 0x000030C0 },
	{ 248, 0x0001E780 },
	{ 249, 0x000030C0 },
	{ 250, 0x0001E780 },
	{ 251, 0x000030C0 },
	{ 252, 0x0001E780 },
	{ 299, 0x00000000 },
	{ 301, 0x00000000 },
	{ 307, 0x00000000 },
	{ 309, 0x00000000 },
	{ 315, 0x00000000 },
	{ 317, 0x00000000 },
	{ 323, 0x00000000 },
	{ 325, 0x00000000 },
	{ 331, 0x00000000 },
	{ 333, 0x00000000 },
	{ 339, 0x00000000 },
	{ 341, 0x00000000 }
};

struct ddr_reg ddr_1gb_phy_regs[] = {
	{ 1371, 0x0001F7C2 },
};

/* 4 GB variant delta */
struct ddr_reg ddr_4gb_ctl_regs[] = {
	{ 55, 0x0400DB60 },
	{ 58, 0x0400DB60 },
	{ 61, 0x0400DB60 },
	{ 73, 0x00001860 },
	{ 75, 0x00001860 },
	{ 77, 0x00001860 },
	{ 119, 0x00061800 },
	{ 120, 0x00061800 },
	{ 121, 0x00061800 },
	{ 122, 0x00061800 },
	{ 123, 0x00061800 },
	{ 125, 0x0000AAA0 },
	{ 126, 0x00061800 },
	{ 127, 0x00061800 },
	{ 128, 0x00061800 },
	{ 129, 0x00061800 },
	{ 130, 0x00061800 },
	{ 132, 0x0000AAA0 },
	{ 133, 0x00061800 },
	{ 134, 0x00061800 },
	{ 135, 0x00061800 },
	{ 136, 0x00061800 },
	{ 137, 0x00061800 },
	{ 139, 0x0000AAA0 },
	{ 206, 0x00000000 },
	{ 209, 0x00000000 },
	{ 212, 0x00000000 },
	{ 215, 0x00000000 },
	{ 218, 0x00000000 },
	{ 221, 0x00000000 },
	{ 230, 0x00000000 },
	{ 231, 0x00000000 },
	{ 232, 0x00000000 },
	{ 233, 0x00000000 },
	{ 234, 0x00000000 },
	{ 235, 0x00000000 },
	{ 316, 0x00000000 },
	{ 318, 0x7FFF0000 },
	{ 327, 0x01000C01 },
	{ 328, 0x00000001 },
	{ 385, 0x000030C0 },
	{ 390, 0x0000DB60 },
	{ 391, 0x0001E780 },
	{ 394, 0x000030C0 },
	{ 399, 0x0000DB60 },
	{ 400, 0x0001E780 },
	{ 403, 0x000030C0 },
	{ 408, 0x0000DB60 },
	{ 409, 0x0001E780 }
};

struct ddr_reg ddr_4gb_pi_regs[] = {
	{ 77, 0x04000000 },
	{ 176, 0x00001860 },
	{ 178, 0x00001860 },
	{ 180, 0x04001860 },
	{ 233, 0x0000C570 },
	{ 238, 0x0000C570 },
	{ 243, 0x0000C570 },
	{ 247, 0x000030C0 },
	{ 248, 0x0001E780 },
	{ 249, 0x000030C0 },
	{ 250, 0x0001E780 },
	{ 251, 0x000030C0 },
	{ 252, 0x0001E780 },
	{ 299, 0x00000000 },
	{ 301, 0x00000000 },
	{ 307, 0x00000000 },
	{ 309, 0x00000000 },
	{ 315, 0x00000000 },
	{ 317, 0x00000000 },
	{ 323, 0x00000000 },
	{ 325, 0x00000000 },
	{ 331, 0x00000000 },
	{ 333, 0x00000000 },
	{ 339, 0x00000000 },
	{ 341, 0x00000000 }
};

struct ddr_reg ddr_4gb_phy_regs[] = {
	{ 1371, 0x0001F7C2 },
};

enum {
	PHYCORE_1GB,
	PHYCORE_4GB,
};

struct ddrss phycore_ddrss_data[] = {
	[PHYCORE_1GB] = {
		.ctl_regs = &ddr_1gb_ctl_regs[0],
		.ctl_regs_num = ARRAY_SIZE(ddr_1gb_ctl_regs),
		.pi_regs = &ddr_1gb_pi_regs[0],
		.pi_regs_num = ARRAY_SIZE(ddr_1gb_pi_regs),
		.phy_regs = &ddr_1gb_phy_regs[0],
		.phy_regs_num = ARRAY_SIZE(ddr_1gb_phy_regs),
	},
	[PHYCORE_4GB] = {
		.ctl_regs = &ddr_4gb_ctl_regs[0],
		.ctl_regs_num = ARRAY_SIZE(ddr_4gb_ctl_regs),
		.pi_regs = &ddr_4gb_pi_regs[0],
		.pi_regs_num = ARRAY_SIZE(ddr_4gb_pi_regs),
		.phy_regs = &ddr_4gb_phy_regs[0],
		.phy_regs_num = ARRAY_SIZE(ddr_4gb_phy_regs),
	},
};

#endif /* PHYCORE_DDR_DATA */