Open Menu / drivers / clk / sunxi / clk_a31_r.c
Loading...
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
// SPDX-License-Identifier: (GPL-2.0+ OR MIT)
/*
 * Copyright (C) Samuel Holland <samuel@sholland.org>
 */

#include <clk-uclass.h>
#include <dm.h>
#include <clk/sunxi.h>
#include <dt-bindings/clock/sun8i-r-ccu.h>
#include <dt-bindings/reset/sun8i-r-ccu.h>
#include <linux/bitops.h>

static struct ccu_clk_gate a31_r_gates[] = {
	[CLK_APB0_PIO]		= GATE(0x028, BIT(0)),
	[CLK_APB0_IR]		= GATE(0x028, BIT(1)),
	[CLK_APB0_TIMER]	= GATE(0x028, BIT(2)),
	[CLK_APB0_RSB]		= GATE(0x028, BIT(3)),
	[CLK_APB0_UART]		= GATE(0x028, BIT(4)),
	[CLK_APB0_I2C]		= GATE(0x028, BIT(6)),
	[CLK_APB0_TWD]		= GATE(0x028, BIT(7)),
};

static struct ccu_reset a31_r_resets[] = {
	[RST_APB0_IR]		= RESET(0x0b0, BIT(1)),
	[RST_APB0_TIMER]	= RESET(0x0b0, BIT(2)),
	[RST_APB0_RSB]		= RESET(0x0b0, BIT(3)),
	[RST_APB0_UART]		= RESET(0x0b0, BIT(4)),
	[RST_APB0_I2C]		= RESET(0x0b0, BIT(6)),
};

const struct ccu_desc a31_r_ccu_desc = {
	.gates = a31_r_gates,
	.resets = a31_r_resets,
	.num_gates = ARRAY_SIZE(a31_r_gates),
	.num_resets = ARRAY_SIZE(a31_r_resets),
};