Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 | // SPDX-License-Identifier: GPL-2.0+ /* * Copyright(C) 2023 Svyatoslav Ryhel <clamor95@gmail.com> */ #include <dm.h> #include <power/pmic.h> #include <power/regulator.h> #include <power/tps65910_pmic.h> /* fist row is control registers, second is voltage registers */ static const char tps65911_vdd_reg[][TPS65911_VDD_NUM] = { { TPS65911_REG_VDD1, TPS65911_REG_VDD2, TPS65911_REG_VDDCTRL, TPS65911_REG_VIO }, { TPS65911_REG_VDD1_OP, TPS65911_REG_VDD2_OP, TPS65911_REG_VDDCTRL_OP, 0x00 }, }; static const char tps65911_ldo_reg[TPS65911_LDO_NUM] = { TPS65911_REG_LDO1, TPS65911_REG_LDO2, TPS65911_REG_LDO3, TPS65911_REG_LDO4, TPS65911_REG_LDO5, TPS65911_REG_LDO6, TPS65911_REG_LDO7, TPS65911_REG_LDO8 }; static int tps65911_regulator_enable(struct udevice *dev, int op, bool *enable) { struct dm_regulator_uclass_plat *uc_pdata = dev_get_uclass_plat(dev); u32 adr = uc_pdata->ctrl_reg; int val, ret; val = pmic_reg_read(dev->parent, adr); if (val < 0) return val; if (op == PMIC_OP_GET) { if (val & TPS65910_SUPPLY_STATE_ON) *enable = true; else *enable = false; return 0; } else if (op == PMIC_OP_SET) { val &= ~TPS65910_SUPPLY_STATE_MASK; if (*enable) val |= TPS65910_SUPPLY_STATE_ON; ret = pmic_reg_write(dev->parent, adr, val); if (ret) return ret; } return 0; } static int tps65911_get_enable(struct udevice *dev) { bool enable = false; int ret; ret = tps65911_regulator_enable(dev, PMIC_OP_GET, &enable); if (ret) return ret; return enable; } static int tps65911_set_enable(struct udevice *dev, bool enable) { return tps65911_regulator_enable(dev, PMIC_OP_SET, &enable); } /** * tps65911_vdd_volt2hex() - convert voltage in uV into * applicable to register hex value * * @uV: voltage in uV * * Return: voltage in hex on success, -ve on failure */ static int tps65911_vdd_volt2hex(int uV) { if (uV > TPS65911_VDD_VOLT_MAX) return -EINVAL; if (uV < TPS65911_VDD_VOLT_MIN) uV = TPS65911_VDD_VOLT_MIN; return (uV - TPS65911_VDD_VOLT_BASE) / 12500; } /** * tps65911_vdd_hex2volt() - convert register hex value into * actual voltage in uV * * @hex: hex value of register * * Return: voltage in uV on success, -ve on failure */ static int tps65911_vdd_hex2volt(int hex) { if (hex > TPS65910_VDD_SEL_MAX) return -EINVAL; if (hex < TPS65910_VDD_SEL_MIN) hex = TPS65910_VDD_SEL_MIN; return TPS65911_VDD_VOLT_BASE + hex * 12500; } static int tps65911_vio_range[4] = { 1500000, 1800000, 2500000, 3300000 }; static int tps65911_vio_val(struct udevice *dev, int op, int *uV) { struct dm_regulator_uclass_plat *uc_pdata = dev_get_uclass_plat(dev); u32 adr = uc_pdata->volt_reg; int i, val; val = pmic_reg_read(dev->parent, adr); if (val < 0) return val; if (op == PMIC_OP_GET) { *uV = 0; val &= TPS65910_SEL_MASK; *uV = tps65911_vio_range[val >> 2]; return 0; } val &= ~TPS65910_SEL_MASK; for (i = 0; i < ARRAY_SIZE(tps65911_vio_range); i++) if (*uV <= tps65911_vio_range[i]) break; return pmic_reg_write(dev->parent, adr, val | i << 2); } static int tps65911_vdd_val(struct udevice *dev, int op, int *uV) { struct dm_regulator_uclass_plat *uc_pdata = dev_get_uclass_plat(dev); u32 adr = uc_pdata->volt_reg; int val, ret; /* in case vdd is vio */ if (!adr) return tps65911_vio_val(dev, op, uV); val = pmic_reg_read(dev->parent, adr); if (val < 0) return val; if (op == PMIC_OP_GET) { *uV = 0; ret = tps65911_vdd_hex2volt(val); if (ret < 0) return ret; *uV = ret; return 0; } val = tps65911_vdd_volt2hex(*uV); if (val < 0) return val; return pmic_reg_write(dev->parent, adr, val); } static int tps65911_vdd_probe(struct udevice *dev) { struct dm_regulator_uclass_plat *uc_pdata = dev_get_uclass_plat(dev); uc_pdata->type = REGULATOR_TYPE_BUCK; /* check for vddctrl and vddio cases */ if (!strcmp("vddctrl", dev->name)) { uc_pdata->ctrl_reg = tps65911_vdd_reg[0][2]; uc_pdata->volt_reg = tps65911_vdd_reg[1][2]; return 0; } if (!strcmp("vddio", dev->name)) { uc_pdata->ctrl_reg = tps65911_vdd_reg[0][3]; uc_pdata->volt_reg = tps65911_vdd_reg[1][3]; return 0; } if (dev->driver_data > 0) { u8 idx = dev->driver_data - 1; uc_pdata->ctrl_reg = tps65911_vdd_reg[0][idx]; uc_pdata->volt_reg = tps65911_vdd_reg[1][idx]; } return 0; } static int vdd_get_value(struct udevice *dev) { int uV; int ret; ret = tps65911_vdd_val(dev, PMIC_OP_GET, &uV); if (ret) return ret; return uV; } static int vdd_set_value(struct udevice *dev, int uV) { return tps65911_vdd_val(dev, PMIC_OP_SET, &uV); } static const struct dm_regulator_ops tps65911_vdd_ops = { .get_value = vdd_get_value, .set_value = vdd_set_value, .get_enable = tps65911_get_enable, .set_enable = tps65911_set_enable, }; U_BOOT_DRIVER(tps65911_vdd) = { .name = TPS65911_VDD_DRIVER, .id = UCLASS_REGULATOR, .ops = &tps65911_vdd_ops, .probe = tps65911_vdd_probe, }; /** * tps65911_ldo_volt2hex() - convert voltage in uV into * applicable to register hex value * * @idx: regulator index * @uV: voltage in uV * * Return: voltage in hex on success, -ve on failure */ static int tps65911_ldo_volt2hex(int idx, int uV) { int step; if (uV > TPS65911_LDO_VOLT_MAX) return -EINVAL; if (uV < TPS65911_LDO_VOLT_BASE) uV = TPS65911_LDO_VOLT_BASE; switch (idx) { case 1: case 2: case 4: step = TPS65911_LDO124_VOLT_STEP; break; case 3: case 5: case 6: case 7: case 8: step = TPS65911_LDO358_VOLT_STEP; break; default: return -EINVAL; }; return ((uV - TPS65911_LDO_VOLT_BASE) / step) << 2; } /** * tps65911_ldo_hex2volt() - convert register hex value into * actual voltage in uV * * @idx: regulator index * @hex: hex value of register * * Return: voltage in uV on success, -ve on failure */ static int tps65911_ldo_hex2volt(int idx, int hex) { int step; switch (idx) { case 1: case 2: case 4: if (hex > TPS65911_LDO124_VOLT_MAX_HEX) return -EINVAL; step = TPS65911_LDO124_VOLT_STEP; break; case 3: case 5: case 6: case 7: case 8: if (hex > TPS65911_LDO358_VOLT_MAX_HEX) return -EINVAL; if (hex < TPS65911_LDO358_VOLT_MIN_HEX) hex = TPS65911_LDO358_VOLT_MIN_HEX; step = TPS65911_LDO358_VOLT_STEP; break; default: return -EINVAL; }; return TPS65911_LDO_VOLT_BASE + hex * step; } static int tps65911_ldo_val(struct udevice *dev, int op, int *uV) { struct dm_regulator_uclass_plat *uc_pdata = dev_get_uclass_plat(dev); u32 adr = uc_pdata->ctrl_reg; int idx = dev->driver_data; int val, hex, ret; val = pmic_reg_read(dev->parent, adr); if (val < 0) return val; if (op == PMIC_OP_GET) { *uV = 0; val &= TPS65911_LDO_SEL_MASK; ret = tps65911_ldo_hex2volt(idx, val >> 2); if (ret < 0) return ret; *uV = ret; return 0; } hex = tps65911_ldo_volt2hex(idx, *uV); if (hex < 0) return hex; val &= ~TPS65911_LDO_SEL_MASK; return pmic_reg_write(dev->parent, adr, val | hex); } static int tps65911_ldo_probe(struct udevice *dev) { struct dm_regulator_uclass_plat *uc_pdata = dev_get_uclass_plat(dev); u8 idx = dev->driver_data - 1; uc_pdata->type = REGULATOR_TYPE_LDO; uc_pdata->ctrl_reg = tps65911_ldo_reg[idx]; return 0; } static int ldo_get_value(struct udevice *dev) { int uV; int ret; ret = tps65911_ldo_val(dev, PMIC_OP_GET, &uV); if (ret) return ret; return uV; } static int ldo_set_value(struct udevice *dev, int uV) { return tps65911_ldo_val(dev, PMIC_OP_SET, &uV); } static const struct dm_regulator_ops tps65911_ldo_ops = { .get_value = ldo_get_value, .set_value = ldo_set_value, .get_enable = tps65911_get_enable, .set_enable = tps65911_set_enable, }; U_BOOT_DRIVER(tps65911_ldo) = { .name = TPS65911_LDO_DRIVER, .id = UCLASS_REGULATOR, .ops = &tps65911_ldo_ops, .probe = tps65911_ldo_probe, }; |