• Home
  • Docs
  • Source
  • Mailing List
  • github

U-Boot

Source Code Browser

Open Menu / drivers / ram / k3-ddrss / lpddr4_structs_if.h

Projects

  • concept
  • u-boot

Versions

  • master
    • master
  • c2026
    • c2026.02
      • c2026.02-rc1
  • c2025
    • c2025.12
      • c2025.12-rc3
      • c2025.12
    • c2025.10
      • c2025.10-rc3
      • c2025.10-rc2
      • c2025.10
    • c2025.09
      • c2025.09-rc1
Loading...
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
/* SPDX-License-Identifier: BSD-3-Clause */
/*
 * Cadence DDR Driver
 *
 * Copyright (C) 2012-2022 Cadence Design Systems, Inc.
 * Copyright (C) 2018-2022 Texas Instruments Incorporated - https://www.ti.com/
 */

#ifndef LPDDR4_STRUCTS_IF_H
#define LPDDR4_STRUCTS_IF_H

#include <linux/types.h>
#include "lpddr4_if.h"

struct lpddr4_config_s {
	struct lpddr4_ctlregs_s *ctlbase;
	lpddr4_infocallback infohandler;
	lpddr4_ctlcallback ctlinterrupthandler;
	lpddr4_phyindepcallback phyindepinterrupthandler;
};

struct lpddr4_privatedata_s {
	struct lpddr4_ctlregs_s *ctlbase;
	lpddr4_infocallback infohandler;
	lpddr4_ctlcallback ctlinterrupthandler;
	lpddr4_phyindepcallback phyindepinterrupthandler;
	void *ddr_instance;
};

struct lpddr4_debuginfo_s {
	u8 pllerror;
	u8 iocaliberror;
	u8 rxoffseterror;
	u8 catraingerror;
	u8 wrlvlerror;
	u8 gatelvlerror;
	u8 readlvlerror;
	u8 dqtrainingerror;
};

struct lpddr4_fspmoderegs_s {
	u8 mr1data_fn[LPDDR4_INTR_MAX_CS];
	u8 mr2data_fn[LPDDR4_INTR_MAX_CS];
	u8 mr3data_fn[LPDDR4_INTR_MAX_CS];
	u8 mr11data_fn[LPDDR4_INTR_MAX_CS];
	u8 mr12data_fn[LPDDR4_INTR_MAX_CS];
	u8 mr13data_fn[LPDDR4_INTR_MAX_CS];
	u8 mr14data_fn[LPDDR4_INTR_MAX_CS];
	u8 mr22data_fn[LPDDR4_INTR_MAX_CS];
};

#endif  /* LPDDR4_STRUCTS_IF_H */
concept master Download file Top powered by Elixir