Open Menu / drivers / ram / rockchip / sdram-rv1126-loader_params.inc
Loading...
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
148
149
150
151
152
153
154
155
156
157
158
159
160
161
162
163
164
165
166
167
168
169
170
171
172
173
174
175
176
177
178
179
180
181
182
183
184
185
186
187
188
189
190
191
192
193
194
195
196
197
0x12345678,
2,/* version */
(0 << 0) | (1 << 8) | (9 << 16) | (8 << 24),/* cpu_gen,global index */
(0 << 0) | (9 << 8) | (17 << 16) | (9 << 24),/* d2,d3 index */
(26 << 0) | (9 << 8) | (0 << 16) | (0 << 24),/* d4,d5 index */
(0 << 0) | (9 << 8) | (35 << 16) | (9 << 24),/* lp2,lp3 index */
(44 << 0) | (13 << 8) | (0 << 16) | (0 << 24),/* lp4,lp5 index */
(0 << 0) | (0 << 8) | (57 << 16) | (8 << 24),/* skew index, dq_map index */
(65 << 0) | (13 << 8) | (0 << 16) | (0 << 24), /*lp4x index*/
/* global info */
0,
(93 << 16) | 13,/* sr_idle << 16 | pd_idle */
0,/* channel info */
1,/* 2t info */
0, 0, 0, 0,/* reserved */

/* ddr3 */
(924 << DDR_FREQ_F0_SHIFT) | (328 << DDR_FREQ_F1_SHIFT),
(528 << DDR_FREQ_F2_SHIFT) | (784 << DDR_FREQ_F3_SHIFT),
(0 << DDR_FREQ_F4_SHIFT) | (0 << DDR_FREQ_F5_SHIFT),
/* drv when odt on */
(30 << PHY_DQ_DRV_SHIFT) | (41 << PHY_CA_DRV_SHIFT) |
	(38 << PHY_CLK_DRV_SHIFT) | (34 << DRAM_DQ_DRV_SHIFT),
/* drv when odt off */
(30 << PHY_DQ_DRV_SHIFT) | (30 << PHY_CA_DRV_SHIFT) |
	(38 << PHY_CLK_DRV_SHIFT) | (34 << DRAM_DQ_DRV_SHIFT),
/* odt info */
(120 << DRAM_ODT_SHIFT) | (141 << PHY_ODT_SHIFT) |
	(1 << PHY_ODT_PUUP_EN_SHIFT) |
	(0 << PHY_ODT_PUDN_EN_SHIFT),
/* odt enable freq */
(333 << DRAM_ODT_EN_FREQ_SHIFT) | (333 << PHY_ODT_EN_FREQ_SHIFT),
/* slew rate when odt enable */
(0x1f << PHY_DQ_SR_SHIFT) | (0x1f << PHY_CA_SR_SHIFT) |
	(0x1f << PHY_CLK_SR_SHIFT),
/* slew  ratee when odt disable */
(0x1f << PHY_DQ_SR_SHIFT) | (0x1f << PHY_CA_SR_SHIFT) |
	(0x1f << PHY_CLK_SR_SHIFT),

/* ddr4 */
(924 << DDR_FREQ_F0_SHIFT) | (328 << DDR_FREQ_F1_SHIFT),
(528 << DDR_FREQ_F2_SHIFT) | (784 << DDR_FREQ_F3_SHIFT),
(0 << DDR_FREQ_F4_SHIFT) | (0 << DDR_FREQ_F5_SHIFT),
/* drv when odt on */
(37 << PHY_DQ_DRV_SHIFT) | (44 << PHY_CA_DRV_SHIFT) |
	(37 << PHY_CLK_DRV_SHIFT) | (34 << DRAM_DQ_DRV_SHIFT),
/* drv when odt off */
(37 << PHY_DQ_DRV_SHIFT) | (44 << PHY_CA_DRV_SHIFT) |
	(37 << PHY_CLK_DRV_SHIFT) | (34 << DRAM_DQ_DRV_SHIFT),
/* odt info */
(120 << DRAM_ODT_SHIFT) | (148 << PHY_ODT_SHIFT) |
	(1 << PHY_ODT_PUUP_EN_SHIFT) | (1 << PHY_ODT_PUDN_EN_SHIFT),
/* odt enable freq */
(625 << DRAM_ODT_EN_FREQ_SHIFT) | (625 << PHY_ODT_EN_FREQ_SHIFT),
/* slew rate when odt enable */
(0xe << PHY_DQ_SR_SHIFT) | (0x3 << PHY_CA_SR_SHIFT) |
	(0x3 << PHY_CLK_SR_SHIFT),
/* slew  ratee when odt disable */
(0xe << PHY_DQ_SR_SHIFT) | (0x3 << PHY_CA_SR_SHIFT) |
	(0x3 << PHY_CLK_SR_SHIFT),

/* lpddr3 */
(924 << DDR_FREQ_F0_SHIFT) | (328 << DDR_FREQ_F1_SHIFT),
(528 << DDR_FREQ_F2_SHIFT) | (784 << DDR_FREQ_F3_SHIFT),
(0 << DDR_FREQ_F4_SHIFT) | (0 << DDR_FREQ_F5_SHIFT),
/* drv when odt on */
(28 << PHY_DQ_DRV_SHIFT) | (37 << PHY_CA_DRV_SHIFT) |
	(34 << PHY_CLK_DRV_SHIFT) | (34 << DRAM_DQ_DRV_SHIFT),
/* drv when odt off */
(28 << PHY_DQ_DRV_SHIFT) | (37 << PHY_CA_DRV_SHIFT) |
	(34 << PHY_CLK_DRV_SHIFT) | (34 << DRAM_DQ_DRV_SHIFT),
/* odt info */
(120 << DRAM_ODT_SHIFT) | (148 << PHY_ODT_SHIFT) |
	(1 << PHY_ODT_PUUP_EN_SHIFT) | (1 << PHY_ODT_PUDN_EN_SHIFT),
/* odt enable freq */
(333 << DRAM_ODT_EN_FREQ_SHIFT) | (333 << PHY_ODT_EN_FREQ_SHIFT),

/* slew rate when odt enable */
(0xe << PHY_DQ_SR_SHIFT) | (0x0 << PHY_CA_SR_SHIFT) |
	(0x0 << PHY_CLK_SR_SHIFT),
/* slew  ratee when odt disable */
(0xe << PHY_DQ_SR_SHIFT) | (0x0 << PHY_CA_SR_SHIFT) |
	(0x0 << PHY_CLK_SR_SHIFT),

/* lpddr4 */
(924 << DDR_FREQ_F0_SHIFT) | (328 << DDR_FREQ_F1_SHIFT),
(528 << DDR_FREQ_F2_SHIFT) | (784 << DDR_FREQ_F3_SHIFT),
(0 << DDR_FREQ_F4_SHIFT) | (0 << DDR_FREQ_F5_SHIFT),

/* drv when odt on */
(38 << PHY_DQ_DRV_SHIFT) | (46 << PHY_CA_DRV_SHIFT) |
	(38 << PHY_CLK_DRV_SHIFT) | (40 << DRAM_DQ_DRV_SHIFT),
/* drv when odt off */
(38 << PHY_DQ_DRV_SHIFT) | (46 << PHY_CA_DRV_SHIFT) |
	(38 << PHY_CLK_DRV_SHIFT) | (40 << DRAM_DQ_DRV_SHIFT),
/* odt info and PU-cal info */
(240 << DRAM_ODT_SHIFT) | (80 << PHY_ODT_SHIFT) |
	(0 << LP4_CA_ODT_SHIFT) |
	(LPDDR4_VDDQ_2_5 << LP4_DRV_PU_CAL_ODTEN_SHIFT) |
	(LPDDR4_VDDQ_2_5 << LP4_DRV_PU_CAL_ODTOFF_SHIFT) |
	(0 << PHY_LP4_DRV_PULLDOWN_EN_ODTEN_SHIFT) |
	(0 << PHY_LP4_DRV_PULLDOWN_EN_ODTOFF_SHIFT),
/* odt enable freq */
(333 << PHY_LP4_ODT_EN_FREQ_SHIFT) | (333 << LP4_DQ_ODT_EN_FREQ_SHIFT),
/* slew rate when odt enable */
(0xf << PHY_DQ_SR_SHIFT) | (0xf << PHY_CA_SR_SHIFT) |
	(0xf << PHY_CLK_SR_SHIFT),
/* slew  ratee when odt disable */
(0xf << PHY_DQ_SR_SHIFT) | (0xf << PHY_CA_SR_SHIFT) |
	(0xf << PHY_CLK_SR_SHIFT),
/* ca odt en freq */
(333 << LP4_CA_ODT_EN_FREQ_SHIFT),
/* cs drv info and ca odt info */
(0 << PHY_LP4_CS_DRV_ODTEN_SHIFT) |
	(0 << PHY_LP4_CS_DRV_ODTOFF_SHIFT) |
	(0 << LP4_ODTE_CK_SHIFT) | (0 << LP4_ODTE_CS_EN_SHIFT) |
	(0 << LP4_ODTD_CA_EN_SHIFT),
/* vref info when odt enable */
(200 << PHY_LP4_DQ_VREF_SHIFT) | (420 << LP4_DQ_VREF_SHIFT) |
	(420 << LP4_CA_VREF_SHIFT),
/* vref info when odt disable */
(420 << PHY_LP4_DQ_VREF_SHIFT) | (420 << LP4_DQ_VREF_SHIFT) |
	(420 << LP4_CA_VREF_SHIFT),
/* ddr4 map << 0 | ddr3 map << 24 */
((0x2 << 6) | (0x1 << 4) | (0x3 << 2) | (0x0 << 0)) |
	(0 << 8) | (0 << 16) |
	(((0x2 << 6) | (0x1 << 4) | (0x3 << 2) | (0x0 << 0)) << 24),
/* lp3 map << 16 | lp4 map << 24 */
/* lp4 should equal to 0xc9 */
(((0x3 << 6) | (0x2 << 4) | (0x1 << 2) | (0x0 << 0)) << 16) |
	(((0x3 << 6) | (0x0 << 4) | (0x2 << 2) | (0x1 << 0)) << 24),
/* lp3 dq0-7 map */
(2 << 0) | (6 << 4) | (4 << 8) | (0 << 12) | (3 << 16) | (7 << 20) |
	( 5 << 24) | (1 << 28),
/* lp2 dq0-7 map */
0,
/* ddr4 dq map */
/* cs0 dq0-15 */
	((2 << 0 | 0 << 2 | 3 << 4 | 1 << 6) << 0) |
	((0 << 0 | 2 << 2 | 3 << 4 | 1 << 6) << 8) |
	((2 << 0 | 2 << 2 | 1 << 4 | 3 << 6) << 16) |
	((1 << 0 | 3 << 2 | 0 << 4 | 0 << 6) << 24),
/* cs0 dq16-31 */
	((2 << 0 | 0 << 2 | 2 << 4 | 0 << 6) << 0) |
	((1 << 0 | 3 << 2 | 3 << 4 | 1 << 6) << 8) |
	((0 << 0 | 0 << 2 | 1 << 4 | 3 << 6) << 16) |
	((1 << 0 | 3 << 2 | 2 << 4 | 2 << 6) << 24),
/* cs1 dq0-15 */
	((2 << 0 | 0 << 2 | 3 << 4 | 1 << 6) << 0) |
	((0 << 0 | 2 << 2 | 3 << 4 | 1 << 6) << 8) |
	((2 << 0 | 2 << 2 | 1 << 4 | 3 << 6) << 16) |
	((1 << 0 | 3 << 2 | 0 << 4 | 0 << 6) << 24),
/* cs1 dq16-31 */
	((2 << 0 | 0 << 2 | 2 << 4 | 0 << 6) << 0) |
	((1 << 0 | 3 << 2 | 3 << 4 | 1 << 6) << 8) |
	((0 << 0 | 0 << 2 | 1 << 4 | 3 << 6) << 16) |
	((1 << 0 | 3 << 2 | 2 << 4 | 2 << 6) << 24),

/* lpddr4x */
(1056 << DDR_FREQ_F0_SHIFT) | (328 << DDR_FREQ_F1_SHIFT),
(528 << DDR_FREQ_F2_SHIFT) | (784 << DDR_FREQ_F3_SHIFT),
(0 << DDR_FREQ_F4_SHIFT) | (0 << DDR_FREQ_F5_SHIFT),

/* drv when odt on */
(38 << PHY_DQ_DRV_SHIFT) | (38 << PHY_CA_DRV_SHIFT) |
	(38 << PHY_CLK_DRV_SHIFT) | (40 << DRAM_DQ_DRV_SHIFT),
/* drv when odt off */
(38 << PHY_DQ_DRV_SHIFT) | (38 << PHY_CA_DRV_SHIFT) |
	(38 << PHY_CLK_DRV_SHIFT) | (40 << DRAM_DQ_DRV_SHIFT),
/* odt info and PU-cal info */
(48 << DRAM_ODT_SHIFT) | (60 << PHY_ODT_SHIFT) |
	(120 << LP4_CA_ODT_SHIFT) |
	(LPDDR4X_VDDQ_0_6 << LP4_DRV_PU_CAL_ODTEN_SHIFT) |
	(LPDDR4X_VDDQ_0_6 << LP4_DRV_PU_CAL_ODTOFF_SHIFT) |
	(0 << PHY_LP4_DRV_PULLDOWN_EN_ODTEN_SHIFT) |
	(0 << PHY_LP4_DRV_PULLDOWN_EN_ODTOFF_SHIFT),
/* odt enable freq */
(0 << PHY_LP4_ODT_EN_FREQ_SHIFT) | (0 << LP4_DQ_ODT_EN_FREQ_SHIFT),
/* slew rate when odt enable */
(0xf << PHY_DQ_SR_SHIFT) | (0xf << PHY_CA_SR_SHIFT) |
	(0xf << PHY_CLK_SR_SHIFT),
/* slew  ratee when odt disable */
(0xf << PHY_DQ_SR_SHIFT) | (0xf << PHY_CA_SR_SHIFT) |
	(0xf << PHY_CLK_SR_SHIFT),
/* ca odt en freq */
(333 << LP4_CA_ODT_EN_FREQ_SHIFT),
/* cs drv info and ca odt info */
(0 << PHY_LP4_CS_DRV_ODTEN_SHIFT) |
	(0 << PHY_LP4_CS_DRV_ODTOFF_SHIFT) |
	(0 << LP4_ODTE_CK_SHIFT) | (0 << LP4_ODTE_CS_EN_SHIFT) |
	(0 << LP4_ODTD_CA_EN_SHIFT),
/* vref info when odt enable, phy vddq=1.1V, lp4x vddq=0.6V */
(153 << PHY_LP4_DQ_VREF_SHIFT) | (515 << LP4_DQ_VREF_SHIFT) |
	(629 << LP4_CA_VREF_SHIFT),
/* vref info when odt disable */
(153 << PHY_LP4_DQ_VREF_SHIFT) | (629 << LP4_DQ_VREF_SHIFT) |
	(629 << LP4_CA_VREF_SHIFT),