Open Menu / dts / upstream / Bindings / clock / axis,artpec6-clkctrl.yaml
Loading...
 1
 2
 3
 4
 5
 6
 7
 8
 9
10
11
12
13
14
15
16
17
18
19
20
21
22
23
24
25
26
27
28
29
30
31
32
33
34
35
36
37
38
39
40
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
# SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause)
%YAML 1.2
---
$id: http://devicetree.org/schemas/axis,artpec6-clkctrl.yaml#
$schema: http://devicetree.org/meta-schemas/core.yaml#

title: Axis ARTPEC-6 clock controller

maintainers:
  - Lars Persson <lars.persson@axis.com>

properties:
  compatible:
    const: axis,artpec6-clkctrl

  reg:
    maxItems: 1

  "#clock-cells":
    const: 1

  clocks:
    minItems: 1
    items:
      - description: external 50 MHz oscillator.
      - description: optional audio reference clock.
      - description: fractional audio clock divider 0.
      - description: fractional audio clock divider 1.

  clock-names:
    minItems: 1
    items:
      - const: sys_refclk
      - const: i2s_refclk
      - const: frac_clk0
      - const: frac_clk1

required:
  - compatible
  - reg
  - "#clock-cells"
  - clocks
  - clock-names

additionalProperties: false

examples:
  - |
    clock-controller@f8000000 {
        compatible = "axis,artpec6-clkctrl";
        reg = <0xf8000000 0x48>;
        #clock-cells = <1>;
        clocks = <&ext_clk>;
        clock-names = "sys_refclk";
    };