• Home
  • Docs
  • Source
  • Mailing List
  • github

U-Boot

Source Code Browser

Open Menu / dts / upstream / Bindings / fpga

Projects

  • concept
  • u-boot

Versions

  • master
    • master
  • c2026
    • c2026.02
      • c2026.02-rc1
  • c2025
    • c2025.12
      • c2025.12-rc3
      • c2025.12
    • c2025.10
      • c2025.10-rc3
      • c2025.10-rc2
      • c2025.10
    • c2025.09
      • c2025.09-rc1
Loading...
Parent directory
altera-pr-ip.txt 276 bytes
altera-socfpga-a10-fpga-mgr.txt 629 bytes
altera-socfpga-fpga-mgr.txt 533 bytes
altr,fpga-passive-serial.yaml 1661 bytes
altr,freeze-bridge-controller.yaml 962 bytes
altr,socfpga-fpga2sdram-bridge.yaml 640 bytes
altr,socfpga-hps2fpga-bridge.yaml 917 bytes
fpga-bridge.yaml 693 bytes
fpga-region.yaml 13407 bytes
intel,stratix10-soc-fpga-mgr.yaml 1011 bytes
lattice,sysconfig.yaml 1971 bytes
lattice-ice40-fpga-mgr.txt 729 bytes
lattice-machxo2-spi.txt 656 bytes
microchip,mpf-spi-fpga-mgr.yaml 970 bytes
xilinx-zynq-fpga-mgr.yaml 955 bytes
xlnx,fpga-selectmap.yaml 2278 bytes
xlnx,fpga-slave-serial.yaml 2004 bytes
xlnx,pr-decoupler.yaml 1951 bytes
xlnx,versal-fpga.yaml 638 bytes
xlnx,zynqmp-pcap-fpga.yaml 835 bytes
concept master Top powered by Elixir