Open Menu / dts / upstream / src / arm / mediatek / mt7623a.dtsi
Loading...
  1
  2
  3
  4
  5
  6
  7
  8
  9
 10
 11
 12
 13
 14
 15
 16
 17
 18
 19
 20
 21
 22
 23
 24
 25
 26
 27
 28
 29
 30
 31
 32
 33
 34
 35
 36
 37
 38
 39
 40
 41
 42
 43
 44
 45
 46
 47
 48
 49
 50
 51
 52
 53
 54
 55
 56
 57
 58
 59
 60
 61
 62
 63
 64
 65
 66
 67
 68
 69
 70
 71
 72
 73
 74
 75
 76
 77
 78
 79
 80
 81
 82
 83
 84
 85
 86
 87
 88
 89
 90
 91
 92
 93
 94
 95
 96
 97
 98
 99
100
101
102
103
104
105
106
107
108
109
110
111
112
113
114
115
116
117
118
119
120
121
122
123
124
125
126
127
128
129
130
131
132
133
134
135
136
137
138
139
140
141
142
143
144
145
146
147
// SPDX-License-Identifier: GPL-2.0
/*
 * Copyright (c) 2017-2018 MediaTek Inc.
 * Author: Sean Wang <sean.wang@mediatek.com>
 *
 */

/dts-v1/;
#include <dt-bindings/power/mt7623a-power.h>
#include "mt7623.dtsi"

&afe {
	power-domains = <&scpsys MT7623A_POWER_DOMAIN_IFR_MSC>;
};

&crypto {
	power-domains = <&scpsys MT7623A_POWER_DOMAIN_ETH>;
};

&gmac0 {
	status = "okay";
	phy-mode = "trgmii";

	fixed-link {
		speed = <1000>;
		full-duplex;
		pause;
	};
};

&gmac1 {
	status = "okay";
	phy-mode = "rgmii";

	fixed-link {
		speed = <1000>;
		full-duplex;
		pause;
	};
};

&eth {
	status = "okay";
	power-domains = <&scpsys MT7623A_POWER_DOMAIN_ETH>;

	mdio: mdio-bus {
		#address-cells = <1>;
		#size-cells = <0>;

		switch0: switch@1f {
			compatible = "mediatek,mt7530";
			reg = <0x1f>;
			mediatek,mcm;
			resets = <&ethsys MT2701_ETHSYS_MCM_RST>;
			reset-names = "mcm";
			core-supply = <&mt6323_vpa_reg>;
			io-supply = <&mt6323_vemc3v3_reg>;

			ports {
				#address-cells = <1>;
				#size-cells = <0>;

				port@0 {
					status = "disabled";
					reg = <0>;
					label = "swp0";
				};

				port@1 {
					status = "disabled";
					reg = <1>;
					label = "swp1";
				};

				port@2 {
					status = "disabled";
					reg = <2>;
					label = "swp2";
				};

				port@3 {
					status = "disabled";
					reg = <3>;
					label = "swp3";
				};

				port@4 {
					status = "disabled";
					reg = <4>;
					label = "swp4";
				};

				port@5 {
					reg = <5>;
					label = "cpu";
					ethernet = <&gmac1>;
					phy-mode = "rgmii";

					fixed-link {
						speed = <1000>;
						full-duplex;
						pause;
					};
				};

				port@6 {
					reg = <6>;
					label = "cpu";
					ethernet = <&gmac0>;
					phy-mode = "trgmii";

					fixed-link {
						speed = <1000>;
						full-duplex;
						pause;
					};
				};
			};
		};
	};
};

&nandc {
	power-domains = <&scpsys MT7623A_POWER_DOMAIN_IFR_MSC>;
};

&pcie {
	power-domains = <&scpsys MT7623A_POWER_DOMAIN_HIF>;
};

&scpsys {
	compatible = "mediatek,mt7623a-scpsys";
	clocks = <&topckgen CLK_TOP_ETHIF_SEL>;
	clock-names = "ethif";
};

&usb0 {
	power-domains = <&scpsys MT7623A_POWER_DOMAIN_IFR_MSC>;
};

&usb1 {
	power-domains = <&scpsys MT7623A_POWER_DOMAIN_HIF>;
};

&usb2 {
	power-domains = <&scpsys MT7623A_POWER_DOMAIN_HIF>;
};