Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 207 208 209 210 211 212 213 214 215 216 217 218 219 220 221 222 223 224 225 226 227 228 229 230 231 232 233 234 235 236 237 238 239 240 241 242 243 244 245 246 247 248 249 250 251 252 253 254 255 256 257 258 259 260 261 262 263 264 265 266 267 268 269 270 271 272 273 274 275 276 277 278 279 280 281 282 283 284 285 286 287 288 289 290 291 292 293 294 295 296 297 298 299 300 301 302 303 304 305 306 307 308 309 310 311 312 313 314 315 316 317 318 319 320 321 322 323 324 325 326 327 328 329 330 331 332 333 334 335 336 337 338 339 340 341 342 343 344 345 346 347 348 349 350 351 352 353 354 355 356 357 358 359 360 361 362 363 364 365 366 367 368 369 370 371 372 373 374 375 376 377 378 379 380 381 382 383 384 385 386 387 388 389 390 391 392 393 394 395 396 397 398 399 400 401 402 403 404 405 406 407 408 409 410 411 412 413 414 415 416 417 418 419 420 421 422 423 424 425 426 427 428 429 430 431 432 433 434 435 436 437 438 439 440 441 442 443 444 445 446 447 448 449 450 451 452 453 454 455 456 457 458 459 460 461 462 463 464 465 466 467 468 469 470 471 472 473 474 475 476 477 478 479 480 481 482 483 484 485 486 487 488 489 490 491 492 493 494 495 496 497 498 499 500 501 502 503 504 505 506 507 508 509 510 511 512 513 514 515 516 517 518 519 520 521 522 523 524 525 526 527 528 529 530 531 532 533 534 535 536 537 538 539 540 541 542 543 544 545 546 547 548 549 550 551 552 553 554 555 556 557 558 559 560 561 562 563 564 565 566 567 568 569 570 571 572 573 574 575 576 577 578 579 580 581 582 583 584 585 586 587 588 589 590 591 592 593 594 595 596 597 598 599 600 601 602 603 604 605 606 607 608 609 610 611 612 613 614 615 616 617 618 619 620 621 622 623 624 625 626 627 628 629 630 631 632 633 634 635 636 637 638 639 640 641 642 643 644 645 646 647 648 649 650 651 652 653 654 655 656 657 658 659 660 661 662 663 664 665 666 667 668 669 670 671 672 673 674 675 676 677 678 679 680 681 682 683 684 685 686 687 688 689 690 691 692 693 694 695 696 697 698 699 700 701 702 703 704 705 706 707 708 709 710 711 712 713 714 715 716 717 718 719 720 721 722 723 724 725 726 727 728 729 730 731 732 733 734 735 736 737 738 739 740 741 742 743 744 745 746 747 748 749 750 751 752 753 754 755 756 757 758 759 760 761 762 763 764 765 766 767 768 769 770 771 772 773 774 775 776 777 778 779 780 781 782 783 784 785 786 787 788 789 790 791 792 793 794 795 796 797 798 799 800 801 802 803 804 805 806 807 808 809 810 811 812 813 814 815 816 817 818 819 820 821 822 823 824 825 826 827 828 829 830 831 832 833 834 835 836 837 838 839 840 841 842 843 844 845 846 847 848 849 850 851 852 853 854 855 856 857 858 859 860 861 862 863 864 865 866 867 868 869 870 871 872 873 874 875 876 877 878 879 880 881 882 883 884 885 886 887 888 889 890 891 892 893 894 895 896 897 898 899 900 901 902 903 904 905 906 907 908 909 910 911 912 913 914 915 916 917 918 919 920 921 922 923 924 925 926 927 928 929 930 931 932 933 934 935 936 937 938 939 940 941 942 943 944 945 946 947 948 949 950 951 952 953 954 955 956 957 958 959 960 961 962 963 964 965 966 967 968 969 970 971 972 973 974 975 976 977 978 979 980 981 982 983 984 985 986 987 988 989 990 991 992 993 994 995 996 997 998 999 1000 1001 1002 1003 1004 1005 1006 1007 1008 1009 1010 1011 1012 1013 1014 1015 1016 1017 1018 1019 1020 1021 1022 1023 1024 1025 1026 1027 1028 1029 1030 1031 1032 1033 1034 1035 1036 1037 1038 1039 1040 1041 1042 1043 1044 1045 1046 1047 1048 1049 1050 1051 1052 1053 1054 1055 1056 1057 1058 1059 1060 1061 1062 1063 1064 1065 1066 1067 1068 1069 1070 1071 1072 1073 1074 1075 1076 1077 1078 1079 1080 1081 1082 1083 1084 1085 1086 1087 1088 1089 1090 1091 1092 1093 1094 1095 1096 1097 1098 1099 1100 1101 1102 1103 1104 1105 1106 1107 1108 1109 1110 1111 1112 1113 1114 1115 1116 1117 1118 1119 1120 1121 1122 1123 1124 1125 1126 1127 1128 1129 1130 1131 1132 1133 1134 1135 1136 1137 1138 1139 1140 1141 1142 1143 1144 1145 1146 1147 1148 1149 1150 1151 1152 1153 1154 1155 1156 1157 1158 1159 1160 1161 1162 1163 1164 1165 1166 1167 1168 1169 1170 1171 1172 1173 1174 1175 1176 1177 1178 1179 1180 1181 1182 1183 1184 1185 1186 1187 1188 1189 1190 1191 1192 1193 1194 1195 1196 1197 1198 1199 1200 1201 1202 1203 1204 1205 1206 1207 1208 1209 1210 1211 1212 1213 1214 1215 1216 1217 1218 1219 1220 1221 1222 1223 1224 1225 1226 1227 1228 1229 1230 1231 1232 1233 1234 1235 1236 1237 1238 1239 1240 1241 1242 1243 1244 1245 1246 1247 1248 1249 1250 1251 1252 1253 1254 1255 1256 1257 1258 1259 1260 1261 1262 1263 1264 1265 1266 1267 1268 1269 1270 1271 1272 1273 1274 1275 1276 1277 1278 1279 1280 1281 1282 1283 1284 1285 1286 1287 1288 1289 1290 1291 1292 1293 1294 1295 1296 1297 1298 1299 1300 1301 1302 1303 1304 1305 1306 1307 1308 1309 1310 1311 1312 1313 1314 1315 1316 1317 1318 1319 1320 1321 1322 1323 1324 1325 1326 1327 1328 1329 1330 1331 1332 1333 1334 1335 1336 1337 1338 1339 1340 1341 1342 1343 1344 1345 1346 1347 1348 1349 1350 1351 1352 1353 1354 1355 1356 1357 1358 1359 1360 1361 1362 1363 1364 1365 1366 1367 1368 1369 1370 1371 1372 1373 1374 1375 1376 1377 1378 1379 1380 1381 1382 1383 1384 1385 1386 1387 1388 1389 1390 1391 1392 1393 1394 1395 1396 | /* SPDX-License-Identifier: GPL-2.0+ */ /* * (C) Copyright 2010 Samsung Electronics * Minkyu Kang <mk7.kang@samsung.com> */ #ifndef __ASM_ARM_ARCH_CLOCK_H_ #define __ASM_ARM_ARCH_CLOCK_H_ #ifndef __ASSEMBLY__ #include <linux/bitops.h> struct exynos4_clock { unsigned char res1[0x4200]; unsigned int src_leftbus; unsigned char res2[0x1fc]; unsigned int mux_stat_leftbus; unsigned char res4[0xfc]; unsigned int div_leftbus; unsigned char res5[0xfc]; unsigned int div_stat_leftbus; unsigned char res6[0x1fc]; unsigned int gate_ip_leftbus; unsigned char res7[0x1fc]; unsigned int clkout_leftbus; unsigned int clkout_leftbus_div_stat; unsigned char res8[0x37f8]; unsigned int src_rightbus; unsigned char res9[0x1fc]; unsigned int mux_stat_rightbus; unsigned char res10[0xfc]; unsigned int div_rightbus; unsigned char res11[0xfc]; unsigned int div_stat_rightbus; unsigned char res12[0x1fc]; unsigned int gate_ip_rightbus; unsigned char res13[0x1fc]; unsigned int clkout_rightbus; unsigned int clkout_rightbus_div_stat; unsigned char res14[0x3608]; unsigned int epll_lock; unsigned char res15[0xc]; unsigned int vpll_lock; unsigned char res16[0xec]; unsigned int epll_con0; unsigned int epll_con1; unsigned char res17[0x8]; unsigned int vpll_con0; unsigned int vpll_con1; unsigned char res18[0xe8]; unsigned int src_top0; unsigned int src_top1; unsigned char res19[0x8]; unsigned int src_cam; unsigned int src_tv; unsigned int src_mfc; unsigned int src_g3d; unsigned int src_image; unsigned int src_lcd0; unsigned int src_lcd1; unsigned int src_maudio; unsigned int src_fsys; unsigned char res20[0xc]; unsigned int src_peril0; unsigned int src_peril1; unsigned char res21[0xb8]; unsigned int src_mask_top; unsigned char res22[0xc]; unsigned int src_mask_cam; unsigned int src_mask_tv; unsigned char res23[0xc]; unsigned int src_mask_lcd0; unsigned int src_mask_lcd1; unsigned int src_mask_maudio; unsigned int src_mask_fsys; unsigned char res24[0xc]; unsigned int src_mask_peril0; unsigned int src_mask_peril1; unsigned char res25[0xb8]; unsigned int mux_stat_top; unsigned char res26[0x14]; unsigned int mux_stat_mfc; unsigned int mux_stat_g3d; unsigned int mux_stat_image; unsigned char res27[0xdc]; unsigned int div_top; unsigned char res28[0xc]; unsigned int div_cam; unsigned int div_tv; unsigned int div_mfc; unsigned int div_g3d; unsigned int div_image; unsigned int div_lcd0; unsigned int div_lcd1; unsigned int div_maudio; unsigned int div_fsys0; unsigned int div_fsys1; unsigned int div_fsys2; unsigned int div_fsys3; unsigned int div_peril0; unsigned int div_peril1; unsigned int div_peril2; unsigned int div_peril3; unsigned int div_peril4; unsigned int div_peril5; unsigned char res29[0x18]; unsigned int div2_ratio; unsigned char res30[0x8c]; unsigned int div_stat_top; unsigned char res31[0xc]; unsigned int div_stat_cam; unsigned int div_stat_tv; unsigned int div_stat_mfc; unsigned int div_stat_g3d; unsigned int div_stat_image; unsigned int div_stat_lcd0; unsigned int div_stat_lcd1; unsigned int div_stat_maudio; unsigned int div_stat_fsys0; unsigned int div_stat_fsys1; unsigned int div_stat_fsys2; unsigned int div_stat_fsys3; unsigned int div_stat_peril0; unsigned int div_stat_peril1; unsigned int div_stat_peril2; unsigned int div_stat_peril3; unsigned int div_stat_peril4; unsigned int div_stat_peril5; unsigned char res32[0x18]; unsigned int div2_stat; unsigned char res33[0x29c]; unsigned int gate_ip_cam; unsigned int gate_ip_tv; unsigned int gate_ip_mfc; unsigned int gate_ip_g3d; unsigned int gate_ip_image; unsigned int gate_ip_lcd0; unsigned int gate_ip_lcd1; unsigned char res34[0x4]; unsigned int gate_ip_fsys; unsigned char res35[0x8]; unsigned int gate_ip_gps; unsigned int gate_ip_peril; unsigned char res36[0xc]; unsigned int gate_ip_perir; unsigned char res37[0xc]; unsigned int gate_block; unsigned char res38[0x8c]; unsigned int clkout_cmu_top; unsigned int clkout_cmu_top_div_stat; unsigned char res39[0x37f8]; unsigned int src_dmc; unsigned char res40[0xfc]; unsigned int src_mask_dmc; unsigned char res41[0xfc]; unsigned int mux_stat_dmc; unsigned char res42[0xfc]; unsigned int div_dmc0; unsigned int div_dmc1; unsigned char res43[0xf8]; unsigned int div_stat_dmc0; unsigned int div_stat_dmc1; unsigned char res44[0x2f8]; unsigned int gate_ip_dmc; unsigned char res45[0xfc]; unsigned int clkout_cmu_dmc; unsigned int clkout_cmu_dmc_div_stat; unsigned char res46[0x5f8]; unsigned int dcgidx_map0; unsigned int dcgidx_map1; unsigned int dcgidx_map2; unsigned char res47[0x14]; unsigned int dcgperf_map0; unsigned int dcgperf_map1; unsigned char res48[0x18]; unsigned int dvcidx_map; unsigned char res49[0x1c]; unsigned int freq_cpu; unsigned int freq_dpm; unsigned char res50[0x18]; unsigned int dvsemclk_en; unsigned int maxperf; unsigned char res51[0x2f78]; unsigned int apll_lock; unsigned char res52[0x4]; unsigned int mpll_lock; unsigned char res53[0xf4]; unsigned int apll_con0; unsigned int apll_con1; unsigned int mpll_con0; unsigned int mpll_con1; unsigned char res54[0xf0]; unsigned int src_cpu; unsigned char res55[0x1fc]; unsigned int mux_stat_cpu; unsigned char res56[0xfc]; unsigned int div_cpu0; unsigned int div_cpu1; unsigned char res57[0xf8]; unsigned int div_stat_cpu0; unsigned int div_stat_cpu1; unsigned char res58[0x3f8]; unsigned int clkout_cmu_cpu; unsigned int clkout_cmu_cpu_div_stat; unsigned char res59[0x5f8]; unsigned int armclk_stopctrl; unsigned int atclk_stopctrl; unsigned char res60[0x8]; unsigned int parityfail_status; unsigned int parityfail_clear; unsigned char res61[0xe8]; unsigned int apll_con0_l8; unsigned int apll_con0_l7; unsigned int apll_con0_l6; unsigned int apll_con0_l5; unsigned int apll_con0_l4; unsigned int apll_con0_l3; unsigned int apll_con0_l2; unsigned int apll_con0_l1; unsigned int iem_control; unsigned char res62[0xdc]; unsigned int apll_con1_l8; unsigned int apll_con1_l7; unsigned int apll_con1_l6; unsigned int apll_con1_l5; unsigned int apll_con1_l4; unsigned int apll_con1_l3; unsigned int apll_con1_l2; unsigned int apll_con1_l1; unsigned char res63[0xe0]; unsigned int div_iem_l8; unsigned int div_iem_l7; unsigned int div_iem_l6; unsigned int div_iem_l5; unsigned int div_iem_l4; unsigned int div_iem_l3; unsigned int div_iem_l2; unsigned int div_iem_l1; }; struct exynos4x12_clock { unsigned char res1[0x4200]; unsigned int src_leftbus; unsigned char res2[0x1fc]; unsigned int mux_stat_leftbus; unsigned char res3[0xfc]; unsigned int div_leftbus; unsigned char res4[0xfc]; unsigned int div_stat_leftbus; unsigned char res5[0x1fc]; unsigned int gate_ip_leftbus; unsigned char res6[0x12c]; unsigned int gate_ip_image; unsigned char res7[0xcc]; unsigned int clkout_leftbus; unsigned int clkout_leftbus_div_stat; unsigned char res8[0x37f8]; unsigned int src_rightbus; unsigned char res9[0x1fc]; unsigned int mux_stat_rightbus; unsigned char res10[0xfc]; unsigned int div_rightbus; unsigned char res11[0xfc]; unsigned int div_stat_rightbus; unsigned char res12[0x1fc]; unsigned int gate_ip_rightbus; unsigned char res13[0x15c]; unsigned int gate_ip_perir; unsigned char res14[0x9c]; unsigned int clkout_rightbus; unsigned int clkout_rightbus_div_stat; unsigned char res15[0x3608]; unsigned int epll_lock; unsigned char res16[0xc]; unsigned int vpll_lock; unsigned char res17[0xec]; unsigned int epll_con0; unsigned int epll_con1; unsigned int epll_con2; unsigned char res18[0x4]; unsigned int vpll_con0; unsigned int vpll_con1; unsigned int vpll_con2; unsigned char res19[0xe4]; unsigned int src_top0; unsigned int src_top1; unsigned char res20[0x8]; unsigned int src_cam; unsigned int src_tv; unsigned int src_mfc; unsigned int src_g3d; unsigned char res21[0x4]; unsigned int src_lcd; unsigned int src_isp; unsigned int src_maudio; unsigned int src_fsys; unsigned char res22[0xc]; unsigned int src_peril0; unsigned int src_peril1; unsigned int src_cam1; unsigned char res23[0xb4]; unsigned int src_mask_top; unsigned char res24[0xc]; unsigned int src_mask_cam; unsigned int src_mask_tv; unsigned char res25[0xc]; unsigned int src_mask_lcd; unsigned int src_mask_isp; unsigned int src_mask_maudio; unsigned int src_mask_fsys; unsigned char res26[0xc]; unsigned int src_mask_peril0; unsigned int src_mask_peril1; unsigned char res27[0xb8]; unsigned int mux_stat_top0; unsigned int mux_stat_top1; unsigned char res28[0x10]; unsigned int mux_stat_mfc; unsigned int mux_stat_g3d; unsigned char res29[0x28]; unsigned int mux_stat_cam1; unsigned char res30[0xb4]; unsigned int div_top; unsigned char res31[0xc]; unsigned int div_cam; unsigned int div_tv; unsigned int div_mfc; unsigned int div_g3d; unsigned char res32[0x4]; unsigned int div_lcd; unsigned int div_isp; unsigned int div_maudio; unsigned int div_fsys0; unsigned int div_fsys1; unsigned int div_fsys2; unsigned int div_fsys3; unsigned int div_peril0; unsigned int div_peril1; unsigned int div_peril2; unsigned int div_peril3; unsigned int div_peril4; unsigned int div_peril5; unsigned int div_cam1; unsigned char res33[0x14]; unsigned int div2_ratio; unsigned char res34[0x8c]; unsigned int div_stat_top; unsigned char res35[0xc]; unsigned int div_stat_cam; unsigned int div_stat_tv; unsigned int div_stat_mfc; unsigned int div_stat_g3d; unsigned char res36[0x4]; unsigned int div_stat_lcd; unsigned int div_stat_isp; unsigned int div_stat_maudio; unsigned int div_stat_fsys0; unsigned int div_stat_fsys1; unsigned int div_stat_fsys2; unsigned int div_stat_fsys3; unsigned int div_stat_peril0; unsigned int div_stat_peril1; unsigned int div_stat_peril2; unsigned int div_stat_peril3; unsigned int div_stat_peril4; unsigned int div_stat_peril5; unsigned int div_stat_cam1; unsigned char res37[0x14]; unsigned int div2_stat; unsigned char res38[0x29c]; unsigned int gate_ip_cam; unsigned int gate_ip_tv; unsigned int gate_ip_mfc; unsigned int gate_ip_g3d; unsigned char res39[0x4]; unsigned int gate_ip_lcd; unsigned int gate_ip_isp; unsigned char res40[0x4]; unsigned int gate_ip_fsys; unsigned char res41[0x8]; unsigned int gate_ip_gps; unsigned int gate_ip_peril; unsigned char res42[0xc]; unsigned char res43[0x4]; unsigned char res44[0xc]; unsigned int gate_block; unsigned char res45[0x8c]; unsigned int clkout_cmu_top; unsigned int clkout_cmu_top_div_stat; unsigned char res46[0x3600]; unsigned int mpll_lock; unsigned char res47[0xfc]; unsigned int mpll_con0; unsigned int mpll_con1; unsigned char res48[0xf0]; unsigned int src_dmc; unsigned char res49[0xfc]; unsigned int src_mask_dmc; unsigned char res50[0xfc]; unsigned int mux_stat_dmc; unsigned char res51[0xfc]; unsigned int div_dmc0; unsigned int div_dmc1; unsigned char res52[0xf8]; unsigned int div_stat_dmc0; unsigned int div_stat_dmc1; unsigned char res53[0xf8]; unsigned int gate_bus_dmc0; unsigned int gate_bus_dmc1; unsigned char res54[0x1f8]; unsigned int gate_ip_dmc0; unsigned int gate_ip_dmc1; unsigned char res55[0xf8]; unsigned int clkout_cmu_dmc; unsigned int clkout_cmu_dmc_div_stat; unsigned char res56[0x5f8]; unsigned int dcgidx_map0; unsigned int dcgidx_map1; unsigned int dcgidx_map2; unsigned char res57[0x14]; unsigned int dcgperf_map0; unsigned int dcgperf_map1; unsigned char res58[0x18]; unsigned int dvcidx_map; unsigned char res59[0x1c]; unsigned int freq_cpu; unsigned int freq_dpm; unsigned char res60[0x18]; unsigned int dvsemclk_en; unsigned int maxperf; unsigned char res61[0x8]; unsigned int dmc_freq_ctrl; unsigned int dmc_pause_ctrl; unsigned int dddrphy_lock_ctrl; unsigned int c2c_state; unsigned char res62[0x2f60]; unsigned int apll_lock; unsigned char res63[0x8]; unsigned char res64[0xf4]; unsigned int apll_con0; unsigned int apll_con1; unsigned char res65[0xf8]; unsigned int src_cpu; unsigned char res66[0x1fc]; unsigned int mux_stat_cpu; unsigned char res67[0xfc]; unsigned int div_cpu0; unsigned int div_cpu1; unsigned char res68[0xf8]; unsigned int div_stat_cpu0; unsigned int div_stat_cpu1; unsigned char res69[0x2f8]; unsigned int clk_gate_ip_cpu; unsigned char res70[0xfc]; unsigned int clkout_cmu_cpu; unsigned int clkout_cmu_cpu_div_stat; unsigned char res71[0x5f8]; unsigned int armclk_stopctrl; unsigned int atclk_stopctrl; unsigned char res72[0x10]; unsigned char res73[0x8]; unsigned int pwr_ctrl; unsigned int pwr_ctrl2; unsigned char res74[0xd8]; unsigned int apll_con0_l8; unsigned int apll_con0_l7; unsigned int apll_con0_l6; unsigned int apll_con0_l5; unsigned int apll_con0_l4; unsigned int apll_con0_l3; unsigned int apll_con0_l2; unsigned int apll_con0_l1; unsigned int iem_control; unsigned char res75[0xdc]; unsigned int apll_con1_l8; unsigned int apll_con1_l7; unsigned int apll_con1_l6; unsigned int apll_con1_l5; unsigned int apll_con1_l4; unsigned int apll_con1_l3; unsigned int apll_con1_l2; unsigned int apll_con1_l1; unsigned char res76[0xe0]; unsigned int div_iem_l8; unsigned int div_iem_l7; unsigned int div_iem_l6; unsigned int div_iem_l5; unsigned int div_iem_l4; unsigned int div_iem_l3; unsigned int div_iem_l2; unsigned int div_iem_l1; unsigned char res77[0xe0]; unsigned int l2_status; unsigned char res78[0xc]; unsigned int cpu_status; unsigned char res79[0xc]; unsigned int ptm_status; unsigned char res80[0x2edc]; unsigned int div_isp0; unsigned int div_isp1; unsigned char res81[0xf8]; unsigned int div_stat_isp0; unsigned int div_stat_isp1; unsigned char res82[0x3f8]; unsigned int gate_ip_isp0; unsigned int gate_ip_isp1; unsigned char res83[0x1f8]; unsigned int clkout_cmu_isp; unsigned int clkout_cmu_ispd_div_stat; unsigned char res84[0xf8]; unsigned int cmu_isp_spar0; unsigned int cmu_isp_spar1; unsigned int cmu_isp_spar2; unsigned int cmu_isp_spar3; }; struct exynos5_clock { unsigned int apll_lock; unsigned char res1[0xfc]; unsigned int apll_con0; unsigned int apll_con1; unsigned char res2[0xf8]; unsigned int src_cpu; unsigned char res3[0x1fc]; unsigned int mux_stat_cpu; unsigned char res4[0xfc]; unsigned int div_cpu0; unsigned int div_cpu1; unsigned char res5[0xf8]; unsigned int div_stat_cpu0; unsigned int div_stat_cpu1; unsigned char res6[0x1f8]; unsigned int gate_sclk_cpu; unsigned char res7[0x1fc]; unsigned int clkout_cmu_cpu; unsigned int clkout_cmu_cpu_div_stat; unsigned char res8[0x5f8]; unsigned int armclk_stopctrl; unsigned char res9[0x0c]; unsigned int parityfail_status; unsigned int parityfail_clear; unsigned char res10[0x8]; unsigned int pwr_ctrl; unsigned int pwr_ctr2; unsigned char res11[0xd8]; unsigned int apll_con0_l8; unsigned int apll_con0_l7; unsigned int apll_con0_l6; unsigned int apll_con0_l5; unsigned int apll_con0_l4; unsigned int apll_con0_l3; unsigned int apll_con0_l2; unsigned int apll_con0_l1; unsigned int iem_control; unsigned char res12[0xdc]; unsigned int apll_con1_l8; unsigned int apll_con1_l7; unsigned int apll_con1_l6; unsigned int apll_con1_l5; unsigned int apll_con1_l4; unsigned int apll_con1_l3; unsigned int apll_con1_l2; unsigned int apll_con1_l1; unsigned char res13[0xe0]; unsigned int div_iem_l8; unsigned int div_iem_l7; unsigned int div_iem_l6; unsigned int div_iem_l5; unsigned int div_iem_l4; unsigned int div_iem_l3; unsigned int div_iem_l2; unsigned int div_iem_l1; unsigned char res14[0x2ce0]; unsigned int mpll_lock; unsigned char res15[0xfc]; unsigned int mpll_con0; unsigned int mpll_con1; unsigned char res16[0xf8]; unsigned int src_core0; unsigned int src_core1; unsigned char res17[0xf8]; unsigned int src_mask_core; unsigned char res18[0x100]; unsigned int mux_stat_core1; unsigned char res19[0xf8]; unsigned int div_core0; unsigned int div_core1; unsigned int div_sysrgt; unsigned char res20[0xf4]; unsigned int div_stat_core0; unsigned int div_stat_core1; unsigned int div_stat_sysrgt; unsigned char res21[0x2f4]; unsigned int gate_ip_core; unsigned int gate_ip_sysrgt; unsigned char res22[0x8]; unsigned int c2c_monitor; unsigned char res23[0xec]; unsigned int clkout_cmu_core; unsigned int clkout_cmu_core_div_stat; unsigned char res24[0x5f8]; unsigned int dcgidx_map0; unsigned int dcgidx_map1; unsigned int dcgidx_map2; unsigned char res25[0x14]; unsigned int dcgperf_map0; unsigned int dcgperf_map1; unsigned char res26[0x18]; unsigned int dvcidx_map; unsigned char res27[0x1c]; unsigned int freq_cpu; unsigned int freq_dpm; unsigned char res28[0x18]; unsigned int dvsemclk_en; unsigned int maxperf; unsigned char res29[0xf78]; unsigned int c2c_config; unsigned char res30[0x24fc]; unsigned int div_acp; unsigned char res31[0xfc]; unsigned int div_stat_acp; unsigned char res32[0x1fc]; unsigned int gate_ip_acp; unsigned char res33[0xfc]; unsigned int div_syslft; unsigned char res34[0xc]; unsigned int div_stat_syslft; unsigned char res35[0x1c]; unsigned int gate_ip_syslft; unsigned char res36[0xcc]; unsigned int clkout_cmu_acp; unsigned int clkout_cmu_acp_div_stat; unsigned char res37[0x8]; unsigned int ufmc_config; unsigned char res38[0x38ec]; unsigned int div_isp0; unsigned int div_isp1; unsigned int div_isp2; unsigned char res39[0xf4]; unsigned int div_stat_isp0; unsigned int div_stat_isp1; unsigned int div_stat_isp2; unsigned char res40[0x3f4]; unsigned int gate_ip_isp0; unsigned int gate_ip_isp1; unsigned char res41[0xf8]; unsigned int gate_sclk_isp; unsigned char res42[0xc]; unsigned int mcuisp_pwr_ctrl; unsigned char res43[0xec]; unsigned int clkout_cmu_isp; unsigned int clkout_cmu_isp_div_stat; unsigned char res44[0x3618]; unsigned int cpll_lock; unsigned char res45[0xc]; unsigned int epll_lock; unsigned char res46[0xc]; unsigned int vpll_lock; unsigned char res47[0xc]; unsigned int gpll_lock; unsigned char res48[0xcc]; unsigned int cpll_con0; unsigned int cpll_con1; unsigned char res49[0x8]; unsigned int epll_con0; unsigned int epll_con1; unsigned int epll_con2; unsigned char res50[0x4]; unsigned int vpll_con0; unsigned int vpll_con1; unsigned int vpll_con2; unsigned char res51[0x4]; unsigned int gpll_con0; unsigned int gpll_con1; unsigned char res52[0xb8]; unsigned int src_top0; unsigned int src_top1; unsigned int src_top2; unsigned int src_top3; unsigned int src_gscl; unsigned char res53[0x8]; unsigned int src_disp1_0; unsigned char res54[0x10]; unsigned int src_mau; unsigned int src_fsys; unsigned int src_gen; unsigned char res55[0x4]; unsigned int src_peric0; unsigned int src_peric1; unsigned char res56[0x18]; unsigned int sclk_src_isp; unsigned char res57[0x9c]; unsigned int src_mask_top; unsigned char res58[0xc]; unsigned int src_mask_gscl; unsigned char res59[0x8]; unsigned int src_mask_disp1_0; unsigned char res60[0x4]; unsigned int src_mask_mau; unsigned char res61[0x8]; unsigned int src_mask_fsys; unsigned int src_mask_gen; unsigned char res62[0x8]; unsigned int src_mask_peric0; unsigned int src_mask_peric1; unsigned char res63[0x18]; unsigned int src_mask_isp; unsigned char res67[0x9c]; unsigned int mux_stat_top0; unsigned int mux_stat_top1; unsigned int mux_stat_top2; unsigned int mux_stat_top3; unsigned char res68[0xf0]; unsigned int div_top0; unsigned int div_top1; unsigned char res69[0x8]; unsigned int div_gscl; unsigned char res70[0x8]; unsigned int div_disp1_0; unsigned char res71[0xc]; unsigned int div_gen; unsigned char res72[0x4]; unsigned int div_mau; unsigned int div_fsys0; unsigned int div_fsys1; unsigned int div_fsys2; unsigned char res73[0x4]; unsigned int div_peric0; unsigned int div_peric1; unsigned int div_peric2; unsigned int div_peric3; unsigned int div_peric4; unsigned int div_peric5; unsigned char res74[0x10]; unsigned int sclk_div_isp; unsigned char res75[0xc]; unsigned int div2_ratio0; unsigned int div2_ratio1; unsigned char res76[0x8]; unsigned int div4_ratio; unsigned char res77[0x6c]; unsigned int div_stat_top0; unsigned int div_stat_top1; unsigned char res78[0x8]; unsigned int div_stat_gscl; unsigned char res79[0x8]; unsigned int div_stat_disp1_0; unsigned char res80[0xc]; unsigned int div_stat_gen; unsigned char res81[0x4]; unsigned int div_stat_mau; unsigned int div_stat_fsys0; unsigned int div_stat_fsys1; unsigned int div_stat_fsys2; unsigned char res82[0x4]; unsigned int div_stat_peric0; unsigned int div_stat_peric1; unsigned int div_stat_peric2; unsigned int div_stat_peric3; unsigned int div_stat_peric4; unsigned int div_stat_peric5; unsigned char res83[0x10]; unsigned int sclk_div_stat_isp; unsigned char res84[0xc]; unsigned int div2_stat0; unsigned int div2_stat1; unsigned char res85[0x8]; unsigned int div4_stat; unsigned char res86[0x184]; unsigned int gate_top_sclk_disp1; unsigned int gate_top_sclk_gen; unsigned char res87[0xc]; unsigned int gate_top_sclk_mau; unsigned int gate_top_sclk_fsys; unsigned char res88[0xc]; unsigned int gate_top_sclk_peric; unsigned char res89[0x1c]; unsigned int gate_top_sclk_isp; unsigned char res90[0xac]; unsigned int gate_ip_gscl; unsigned char res91[0x4]; unsigned int gate_ip_disp1; unsigned int gate_ip_mfc; unsigned int gate_ip_g3d; unsigned int gate_ip_gen; unsigned char res92[0xc]; unsigned int gate_ip_fsys; unsigned char res93[0x8]; unsigned int gate_ip_peric; unsigned char res94[0xc]; unsigned int gate_ip_peris; unsigned char res95[0x1c]; unsigned int gate_block; unsigned char res96[0x1c]; unsigned int mcuiop_pwr_ctrl; unsigned char res97[0x5c]; unsigned int clkout_cmu_top; unsigned int clkout_cmu_top_div_stat; unsigned char res98[0x37f8]; unsigned int src_lex; unsigned char res99[0x1fc]; unsigned int mux_stat_lex; unsigned char res100[0xfc]; unsigned int div_lex; unsigned char res101[0xfc]; unsigned int div_stat_lex; unsigned char res102[0x1fc]; unsigned int gate_ip_lex; unsigned char res103[0x1fc]; unsigned int clkout_cmu_lex; unsigned int clkout_cmu_lex_div_stat; unsigned char res104[0x3af8]; unsigned int div_r0x; unsigned char res105[0xfc]; unsigned int div_stat_r0x; unsigned char res106[0x1fc]; unsigned int gate_ip_r0x; unsigned char res107[0x1fc]; unsigned int clkout_cmu_r0x; unsigned int clkout_cmu_r0x_div_stat; unsigned char res108[0x3af8]; unsigned int div_r1x; unsigned char res109[0xfc]; unsigned int div_stat_r1x; unsigned char res110[0x1fc]; unsigned int gate_ip_r1x; unsigned char res111[0x1fc]; unsigned int clkout_cmu_r1x; unsigned int clkout_cmu_r1x_div_stat; unsigned char res112[0x3608]; unsigned int bpll_lock; unsigned char res113[0xfc]; unsigned int bpll_con0; unsigned int bpll_con1; unsigned char res114[0xe8]; unsigned int src_cdrex; unsigned char res115[0x1fc]; unsigned int mux_stat_cdrex; unsigned char res116[0xfc]; unsigned int div_cdrex; unsigned char res117[0xfc]; unsigned int div_stat_cdrex; unsigned char res118[0x2fc]; unsigned int gate_ip_cdrex; unsigned char res119[0x10]; unsigned int dmc_freq_ctrl; unsigned char res120[0x4]; unsigned int drex2_pause; unsigned char res121[0xe0]; unsigned int clkout_cmu_cdrex; unsigned int clkout_cmu_cdrex_div_stat; unsigned char res122[0x8]; unsigned int lpddr3phy_ctrl; unsigned int lpddr3phy_con0; unsigned int lpddr3phy_con1; unsigned int lpddr3phy_con2; unsigned int lpddr3phy_con3; unsigned int pll_div2_sel; unsigned char res123[0xf5d8]; }; struct exynos5420_clock { unsigned int apll_lock; /* 0x10010000 */ unsigned char res1[0xfc]; unsigned int apll_con0; unsigned int apll_con1; unsigned char res2[0xf8]; unsigned int src_cpu; unsigned char res3[0x1fc]; unsigned int mux_stat_cpu; unsigned char res4[0xfc]; unsigned int div_cpu0; /* 0x10010500 */ unsigned int div_cpu1; unsigned char res5[0xf8]; unsigned int div_stat_cpu0; unsigned int div_stat_cpu1; unsigned char res6[0xf8]; unsigned int gate_bus_cpu; unsigned char res7[0xfc]; unsigned int gate_sclk_cpu; unsigned char res8[0x1fc]; unsigned int clkout_cmu_cpu; /* 0x10010a00 */ unsigned int clkout_cmu_cpu_div_stat; unsigned char res9[0x5f8]; unsigned int armclk_stopctrl; unsigned char res10[0x4]; unsigned int arm_ema_ctrl; unsigned int arm_ema_status; unsigned char res11[0x10]; unsigned int pwr_ctrl; unsigned int pwr_ctrl2; unsigned char res12[0xd8]; unsigned int apll_con0_l8; /* 0x1001100 */ unsigned int apll_con0_l7; unsigned int apll_con0_l6; unsigned int apll_con0_l5; unsigned int apll_con0_l4; unsigned int apll_con0_l3; unsigned int apll_con0_l2; unsigned int apll_con0_l1; unsigned int iem_control; unsigned char res13[0xdc]; unsigned int apll_con1_l8; /* 0x10011200 */ unsigned int apll_con1_l7; unsigned int apll_con1_l6; unsigned int apll_con1_l5; unsigned int apll_con1_l4; unsigned int apll_con1_l3; unsigned int apll_con1_l2; unsigned int apll_con1_l1; unsigned char res14[0xe0]; unsigned int clkdiv_iem_l8; unsigned int clkdiv_iem_l7; /* 0x10011304 */ unsigned int clkdiv_iem_l6; unsigned int clkdiv_iem_l5; unsigned int clkdiv_iem_l4; unsigned int clkdiv_iem_l3; unsigned int clkdiv_iem_l2; unsigned int clkdiv_iem_l1; unsigned char res15[0xe0]; unsigned int l2_status; unsigned char res16[0x0c]; unsigned int cpu_status; /* 0x10011410 */ unsigned char res17[0x0c]; unsigned int ptm_status; unsigned char res18[0xbdc]; unsigned int cmu_cpu_spare0; unsigned int cmu_cpu_spare1; unsigned int cmu_cpu_spare2; unsigned int cmu_cpu_spare3; unsigned int cmu_cpu_spare4; unsigned char res19[0x1fdc]; unsigned int cmu_cpu_version; unsigned char res20[0x20c]; unsigned int src_cperi0; /* 0x10014200 */ unsigned int src_cperi1; unsigned char res21[0xf8]; unsigned int src_mask_cperi; unsigned char res22[0x100]; unsigned int mux_stat_cperi1; unsigned char res23[0xfc]; unsigned int div_cperi1; unsigned char res24[0xfc]; unsigned int div_stat_cperi1; unsigned char res25[0xf8]; unsigned int gate_bus_cperi0; /* 0x10014700 */ unsigned int gate_bus_cperi1; unsigned char res26[0xf8]; unsigned int gate_sclk_cperi; unsigned char res27[0xfc]; unsigned int gate_ip_cperi; unsigned char res28[0xfc]; unsigned int clkout_cmu_cperi; unsigned int clkout_cmu_cperi_div_stat; unsigned char res29[0x5f8]; unsigned int dcgidx_map0; /* 0x10015000 */ unsigned int dcgidx_map1; unsigned int dcgidx_map2; unsigned char res30[0x14]; unsigned int dcgperf_map0; unsigned int dcgperf_map1; unsigned char res31[0x18]; unsigned int dvcidx_map; unsigned char res32[0x1c]; unsigned int freq_cpu; unsigned int freq_dpm; unsigned char res33[0x18]; unsigned int dvsemclk_en; /* 0x10015080 */ unsigned int maxperf; unsigned char res34[0x2e78]; unsigned int cmu_cperi_spare0; unsigned int cmu_cperi_spare1; unsigned int cmu_cperi_spare2; unsigned int cmu_cperi_spare3; unsigned int cmu_cperi_spare4; unsigned int cmu_cperi_spare5; unsigned int cmu_cperi_spare6; unsigned int cmu_cperi_spare7; unsigned int cmu_cperi_spare8; unsigned char res35[0xcc]; unsigned int cmu_cperi_version; /* 0x10017ff0 */ unsigned char res36[0x50c]; unsigned int div_g2d; unsigned char res37[0xfc]; unsigned int div_stat_g2d; unsigned char res38[0xfc]; unsigned int gate_bus_g2d; unsigned char res39[0xfc]; unsigned int gate_ip_g2d; unsigned char res40[0x1fc]; unsigned int clkout_cmu_g2d; unsigned int clkout_cmu_g2d_div_stat; /* 0x10018a04 */ unsigned char res41[0xf8]; unsigned int cmu_g2d_spare0; unsigned int cmu_g2d_spare1; unsigned int cmu_g2d_spare2; unsigned int cmu_g2d_spare3; unsigned int cmu_g2d_spare4; unsigned char res42[0x34dc]; unsigned int cmu_g2d_version; unsigned char res43[0x30c]; unsigned int div_cmu_isp0; unsigned int div_cmu_isp1; unsigned int div_isp2; /* 0x1001c308 */ unsigned char res44[0xf4]; unsigned int div_stat_cmu_isp0; unsigned int div_stat_cmu_isp1; unsigned int div_stat_isp2; unsigned char res45[0x2f4]; unsigned int gate_bus_isp0; unsigned int gate_bus_isp1; unsigned int gate_bus_isp2; unsigned int gate_bus_isp3; unsigned char res46[0xf0]; unsigned int gate_ip_isp0; unsigned int gate_ip_isp1; unsigned char res47[0xf8]; unsigned int gate_sclk_isp; unsigned char res48[0x0c]; unsigned int mcuisp_pwr_ctrl; /* 0x1001c910 */ unsigned char res49[0x0ec]; unsigned int clkout_cmu_isp; unsigned int clkout_cmu_isp_div_stat; unsigned char res50[0xf8]; unsigned int cmu_isp_spare0; unsigned int cmu_isp_spare1; unsigned int cmu_isp_spare2; unsigned int cmu_isp_spare3; unsigned char res51[0x34e0]; unsigned int cmu_isp_version; unsigned char res52[0x2c]; unsigned int cpll_lock; /* 10020020 */ unsigned char res53[0xc]; unsigned int dpll_lock; unsigned char res54[0xc]; unsigned int epll_lock; unsigned char res55[0xc]; unsigned int rpll_lock; unsigned char res56[0xc]; unsigned int ipll_lock; unsigned char res57[0xc]; unsigned int spll_lock; unsigned char res58[0xc]; unsigned int vpll_lock; unsigned char res59[0xc]; unsigned int mpll_lock; unsigned char res60[0x8c]; unsigned int cpll_con0; /* 10020120 */ unsigned int cpll_con1; unsigned int dpll_con0; unsigned int dpll_con1; unsigned int epll_con0; unsigned int epll_con1; unsigned int epll_con2; unsigned char res601[0x4]; unsigned int rpll_con0; unsigned int rpll_con1; unsigned int rpll_con2; unsigned char res602[0x4]; unsigned int ipll_con0; unsigned int ipll_con1; unsigned char res61[0x8]; unsigned int spll_con0; unsigned int spll_con1; unsigned char res62[0x8]; unsigned int vpll_con0; unsigned int vpll_con1; unsigned char res63[0x8]; unsigned int mpll_con0; unsigned int mpll_con1; unsigned char res64[0x78]; unsigned int src_top0; /* 0x10020200 */ unsigned int src_top1; unsigned int src_top2; unsigned int src_top3; unsigned int src_top4; unsigned int src_top5; unsigned int src_top6; unsigned int src_top7; unsigned char res65[0xc]; unsigned int src_disp10; /* 0x1002022c */ unsigned char res66[0x10]; unsigned int src_mau; unsigned int src_fsys; unsigned char res67[0x8]; unsigned int src_peric0; unsigned int src_peric1; unsigned char res68[0x18]; unsigned int src_isp; unsigned char res69[0x0c]; unsigned int src_top10; unsigned int src_top11; unsigned int src_top12; unsigned char res70[0x74]; unsigned int src_mask_top0; unsigned int src_mask_top1; unsigned int src_mask_top2; unsigned char res71[0x10]; unsigned int src_mask_top7; unsigned char res72[0xc]; unsigned int src_mask_disp10; /* 0x1002032c */ unsigned char res73[0x4]; unsigned int src_mask_mau; unsigned char res74[0x8]; unsigned int src_mask_fsys; unsigned char res75[0xc]; unsigned int src_mask_peric0; unsigned int src_mask_peric1; unsigned char res76[0x18]; unsigned int src_mask_isp; unsigned char res77[0x8c]; unsigned int mux_stat_top0; /* 0x10020400 */ unsigned int mux_stat_top1; unsigned int mux_stat_top2; unsigned int mux_stat_top3; unsigned int mux_stat_top4; unsigned int mux_stat_top5; unsigned int mux_stat_top6; unsigned int mux_stat_top7; unsigned char res78[0x60]; unsigned int mux_stat_top10; unsigned int mux_stat_top11; unsigned int mux_stat_top12; unsigned char res79[0x74]; unsigned int div_top0; /* 0x10020500 */ unsigned int div_top1; unsigned int div_top2; unsigned char res80[0x20]; unsigned int div_disp10; unsigned char res81[0x14]; unsigned int div_mau; unsigned int div_fsys0; unsigned int div_fsys1; unsigned int div_fsys2; unsigned char res82[0x4]; unsigned int div_peric0; unsigned int div_peric1; unsigned int div_peric2; unsigned int div_peric3; unsigned int div_peric4; /* 0x10020568 */ unsigned char res83[0x14]; unsigned int div_isp0; unsigned int div_isp1; unsigned char res84[0x8]; unsigned int clkdiv2_ratio; unsigned char res850[0xc]; unsigned int clkdiv4_ratio; unsigned char res85[0x5c]; unsigned int div_stat_top0; unsigned int div_stat_top1; unsigned int div_stat_top2; unsigned char res86[0x20]; unsigned int div_stat_disp10; unsigned char res87[0x14]; unsigned int div_stat_mau; /* 0x10020644 */ unsigned int div_stat_fsys0; unsigned int div_stat_fsys1; unsigned int div_stat_fsys2; unsigned char res88[0x4]; unsigned int div_stat_peric0; unsigned int div_stat_peric1; unsigned int div_stat_peric2; unsigned int div_stat_peric3; unsigned int div_stat_peric4; unsigned char res89[0x14]; unsigned int div_stat_isp0; unsigned int div_stat_isp1; unsigned char res90[0x8]; unsigned int clkdiv2_stat0; unsigned char res91[0xc]; unsigned int clkdiv4_stat; unsigned char res92[0x5c]; unsigned int gate_bus_top; /* 0x10020700 */ unsigned char res93[0xc]; unsigned int gate_bus_gscl0; unsigned char res94[0xc]; unsigned int gate_bus_gscl1; unsigned char res95[0x4]; unsigned int gate_bus_disp1; unsigned char res96[0x4]; unsigned int gate_bus_wcore; unsigned int gate_bus_mfc; unsigned int gate_bus_g3d; unsigned int gate_bus_gen; unsigned int gate_bus_fsys0; unsigned int gate_bus_fsys1; unsigned int gate_bus_fsys2; unsigned int gate_bus_mscl; unsigned int gate_bus_peric; unsigned int gate_bus_peric1; unsigned char res97[0x8]; unsigned int gate_bus_peris0; unsigned int gate_bus_peris1; /* 0x10020764 */ unsigned char res98[0x8]; unsigned int gate_bus_noc; unsigned char res99[0xac]; unsigned int gate_top_sclk_gscl; unsigned char res1000[0x4]; unsigned int gate_top_sclk_disp1; unsigned char res100[0x10]; unsigned int gate_top_sclk_mau; unsigned int gate_top_sclk_fsys; unsigned char res101[0xc]; unsigned int gate_top_sclk_peric; unsigned char res102[0xc]; unsigned int gate_top_sclk_cperi; unsigned char res103[0xc]; unsigned int gate_top_sclk_isp; unsigned char res104[0x9c]; unsigned int gate_ip_gscl0; unsigned char res105[0xc]; unsigned int gate_ip_gscl1; unsigned char res106[0x4]; unsigned int gate_ip_disp1; unsigned int gate_ip_mfc; unsigned int gate_ip_g3d; unsigned int gate_ip_gen; /* 0x10020934 */ unsigned char res107[0xc]; unsigned int gate_ip_fsys; unsigned char res108[0x8]; unsigned int gate_ip_peric; unsigned char res109[0xc]; unsigned int gate_ip_peris; unsigned char res110[0xc]; unsigned int gate_ip_mscl; unsigned char res111[0xc]; unsigned int gate_ip_block; unsigned char res112[0xc]; unsigned int bypass; unsigned char res113[0x6c]; unsigned int clkout_cmu_top; unsigned int clkout_cmu_top_div_stat; unsigned char res114[0xf8]; unsigned int clkout_top_spare0; unsigned int clkout_top_spare1; unsigned int clkout_top_spare2; unsigned int clkout_top_spare3; unsigned char res115[0x34e0]; unsigned int clkout_top_version; unsigned char res116[0xc01c]; unsigned int bpll_lock; /* 0x10030010 */ unsigned char res117[0xfc]; unsigned int bpll_con0; unsigned int bpll_con1; unsigned char res118[0xe8]; unsigned int src_cdrex; unsigned char res119[0x1fc]; unsigned int mux_stat_cdrex; unsigned char res120[0xfc]; unsigned int div_cdrex0; unsigned int div_cdrex1; unsigned char res121[0xf8]; unsigned int div_stat_cdrex; unsigned char res1211[0xfc]; unsigned int gate_bus_cdrex; unsigned int gate_bus_cdrex1; unsigned char res122[0x1f8]; unsigned int gate_ip_cdrex; unsigned char res123[0x10]; unsigned int dmc_freq_ctrl; /* 0x10030914 */ unsigned char res124[0x4]; unsigned int pause; unsigned int ddrphy_lock_ctrl; unsigned char res125[0xdc]; unsigned int clkout_cmu_cdrex; unsigned int clkout_cmu_cdrex_div_stat; unsigned char res126[0x8]; unsigned int lpddr3phy_ctrl; unsigned int lpddr3phy_con0; unsigned int lpddr3phy_con1; unsigned int lpddr3phy_con2; unsigned int lpddr3phy_con3; unsigned int lpddr3phy_con4; unsigned int lpddr3phy_con5; /* 0x10030a28 */ unsigned int pll_div2_sel; unsigned char res127[0xd0]; unsigned int cmu_cdrex_spare0; unsigned int cmu_cdrex_spare1; unsigned int cmu_cdrex_spare2; unsigned int cmu_cdrex_spare3; unsigned int cmu_cdrex_spare4; unsigned char res128[0x34dc]; unsigned int cmu_cdrex_version; /* 0x10033ff0 */ unsigned char res129[0x400c]; unsigned int kpll_lock; unsigned char res130[0xfc]; unsigned int kpll_con0; unsigned int kpll_con1; unsigned char res131[0xf8]; unsigned int src_kfc; unsigned char res132[0x1fc]; unsigned int mux_stat_kfc; /* 0x10038400 */ unsigned char res133[0xfc]; unsigned int div_kfc0; unsigned char res134[0xfc]; unsigned int div_stat_kfc0; unsigned char res135[0xfc]; unsigned int gate_bus_cpu_kfc; unsigned char res136[0xfc]; unsigned int gate_sclk_cpu_kfc; unsigned char res137[0x1fc]; unsigned int clkout_cmu_kfc; unsigned int clkout_cmu_kfc_div_stat; /* 0x10038a04 */ unsigned char res138[0x5f8]; unsigned int armclk_stopctrl_kfc; unsigned char res139[0x4]; unsigned int armclk_ema_ctrl_kfc; unsigned int armclk_ema_status_kfc; unsigned char res140[0x10]; unsigned int pwr_ctrl_kfc; unsigned int pwr_ctrl2_kfc; unsigned char res141[0xd8]; unsigned int kpll_con0_l8; unsigned int kpll_con0_l7; unsigned int kpll_con0_l6; unsigned int kpll_con0_l5; unsigned int kpll_con0_l4; unsigned int kpll_con0_l3; unsigned int kpll_con0_l2; unsigned int kpll_con0_l1; unsigned int iem_control_kfc; /* 0x10039120 */ unsigned char res142[0xdc]; unsigned int kpll_con1_l8; unsigned int kpll_con1_l7; unsigned int kpll_con1_l6; unsigned int kpll_con1_l5; unsigned int kpll_con1_l4; unsigned int kpll_con1_l3; unsigned int kpll_con1_l2; unsigned int kpll_con1_l1; unsigned char res143[0xe0]; unsigned int clkdiv_iem_l8_kfc; /* 0x10039300 */ unsigned int clkdiv_iem_l7_kfc; unsigned int clkdiv_iem_l6_kfc; unsigned int clkdiv_iem_l5_kfc; unsigned int clkdiv_iem_l4_kfc; unsigned int clkdiv_iem_l3_kfc; unsigned int clkdiv_iem_l2_kfc; unsigned int clkdiv_iem_l1_kfc; unsigned char res144[0xe0]; unsigned int l2_status_kfc; unsigned char res145[0xc]; unsigned int cpu_status_kfc; /* 0x10039410 */ unsigned char res146[0xc]; unsigned int ptm_status_kfc; unsigned char res147[0xbdc]; unsigned int cmu_kfc_spare0; unsigned int cmu_kfc_spare1; unsigned int cmu_kfc_spare2; unsigned int cmu_kfc_spare3; unsigned int cmu_kfc_spare4; unsigned char res148[0x1fdc]; unsigned int cmu_kfc_version; /* 0x1003bff0 */ }; /* structure for epll configuration used in audio clock configuration */ struct set_epll_con_val { unsigned int freq_out; /* frequency out */ unsigned int en_lock_det; /* enable lock detect */ unsigned int m_div; /* m divider value */ unsigned int p_div; /* p divider value */ unsigned int s_div; /* s divider value */ unsigned int k_dsm; /* k value of delta signal modulator */ }; #endif #define MPLL_FOUT_SEL_SHIFT 4 #define EXYNOS5_EPLLCON0_LOCKED_SHIFT 29 /* EPLL Locked bit position*/ #define TIMEOUT_EPLL_LOCK 1000 #define AUDIO_0_RATIO_MASK 0x0f #define AUDIO_1_RATIO_MASK 0x0f #define AUDIO0_SEL_MASK 0xf #define EXYNOS5420_AUDIO0_SEL_MASK (0x3 << 28) #define AUDIO1_SEL_MASK 0xf #define CLK_SRC_SCLK_EPLL 0x7 #define EXYNOS5420_CLK_SRC_SCLK_EPLL (0x6 << 28) #define CLK_SRC_MOUT_EPLL (1<<12) #define EXYNOS5420_CLK_SRC_MOUT_EPLL BIT(20) #define AUDIO_CLKMUX_ASS (1<<0) /* CON0 bit-fields */ #define EPLL_CON0_MDIV_MASK 0x1ff #define EPLL_CON0_PDIV_MASK 0x3f #define EPLL_CON0_SDIV_MASK 0x7 #define EPLL_CON0_MDIV_SHIFT 16 #define EPLL_CON0_PDIV_SHIFT 8 #define EPLL_CON0_SDIV_SHIFT 0 #define EPLL_CON0_LOCK_DET_EN_SHIFT 28 #define EPLL_CON0_LOCK_DET_EN_MASK 1 #define MPLL_FOUT_SEL_MASK 0x1 #define BPLL_FOUT_SEL_SHIFT 0 #define BPLL_FOUT_SEL_MASK 0x1 #endif |