1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46
/* SPDX-License-Identifier: (GPL-2.0-only OR BSD-2-Clause) */ /* * Copyright (C) 2025 Renesas Electronics Corp. * * IDs match SCP 4.27 */ #ifndef __DT_BINDINGS_R8A78000_SCMI_CLOCK_H__ #define __DT_BINDINGS_R8A78000_SCMI_CLOCK_H__ /* * These definition indices match the Clock ID defined by SCP FW 4.27. */ #define SCP_CLOCK_ID_MDLC_UFS0 202 #define SCP_CLOCK_ID_MDLC_UFS1 203 #define SCP_CLOCK_ID_MDLC_SDHI0 204 #define SCP_CLOCK_ID_MDLC_XPCS0 316 #define SCP_CLOCK_ID_MDLC_XPCS1 317 #define SCP_CLOCK_ID_MDLC_XPCS2 318 #define SCP_CLOCK_ID_MDLC_XPCS3 319 #define SCP_CLOCK_ID_MDLC_XPCS4 320 #define SCP_CLOCK_ID_MDLC_XPCS5 321 #define SCP_CLOCK_ID_MDLC_XPCS6 322 #define SCP_CLOCK_ID_MDLC_XPCS7 323 #define SCP_CLOCK_ID_MDLC_RSW3 324 #define SCP_CLOCK_ID_MDLC_RSW3TSN 325 #define SCP_CLOCK_ID_MDLC_RSW3AES 326 #define SCP_CLOCK_ID_MDLC_RSW3TSNTES0 327 #define SCP_CLOCK_ID_MDLC_RSW3TSNTES1 328 #define SCP_CLOCK_ID_MDLC_RSW3TSNTES2 329 #define SCP_CLOCK_ID_MDLC_RSW3TSNTES3 330 #define SCP_CLOCK_ID_MDLC_RSW3TSNTES4 331 #define SCP_CLOCK_ID_MDLC_RSW3TSNTES5 332 #define SCP_CLOCK_ID_MDLC_RSW3TSNTES6 333 #define SCP_CLOCK_ID_MDLC_RSW3TSNTES7 334 #define SCP_CLOCK_ID_MDLC_RSW3MFWD 335 #define SCP_CLOCK_ID_MDLC_MPPHY01 344 #define SCP_CLOCK_ID_MDLC_MPPHY11 345 #define SCP_CLOCK_ID_MDLC_MPPHY21 346 #define SCP_CLOCK_ID_MDLC_MPPHY31 347 #define SCP_CLOCK_ID_MDLC_MPPHY02 348 #endif /* __DT_BINDINGS_R8A78000_SCMI_CLOCK_H__ */