Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 | /* * Copyright (C) 2005-2006 Atmel Corporation * * See file CREDITS for list of people who contributed to this * project. * * This program is free software; you can redistribute it and/or * modify it under the terms of the GNU General Public License as * published by the Free Software Foundation; either version 2 of * the License, or (at your option) any later version. * * This program is distributed in the hope that it will be useful, * but WITHOUT ANY WARRANTY; without even the implied warranty of * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the * GNU General Public License for more details. * * You should have received a copy of the GNU General Public License * along with this program; if not, write to the Free Software * Foundation, Inc., 59 Temple Place, Suite 330, Boston, * MA 02111-1307 USA */ #include <common.h> #ifdef CFG_HSDRAMC #include <asm/io.h> #include <asm/sdram.h> #include <asm/arch/clk.h> #include <asm/arch/memory-map.h> #include "hsdramc1.h" unsigned long sdram_init(const struct sdram_info *info) { unsigned long *sdram = (unsigned long *)uncached(info->phys_addr); unsigned long sdram_size; unsigned long tmp; unsigned long bus_hz; unsigned int i; if (!info->refresh_period) panic("ERROR: SDRAM refresh period == 0. " "Please update the board code\n"); tmp = (HSDRAMC1_BF(NC, info->col_bits - 8) | HSDRAMC1_BF(NR, info->row_bits - 11) | HSDRAMC1_BF(NB, info->bank_bits - 1) | HSDRAMC1_BF(CAS, info->cas) | HSDRAMC1_BF(TWR, info->twr) | HSDRAMC1_BF(TRC, info->trc) | HSDRAMC1_BF(TRP, info->trp) | HSDRAMC1_BF(TRCD, info->trcd) | HSDRAMC1_BF(TRAS, info->tras) | HSDRAMC1_BF(TXSR, info->txsr)); #ifdef CFG_SDRAM_16BIT tmp |= HSDRAMC1_BIT(DBW); sdram_size = 1 << (info->row_bits + info->col_bits + info->bank_bits + 1); #else sdram_size = 1 << (info->row_bits + info->col_bits + info->bank_bits + 2); #endif hsdramc1_writel(CR, tmp); /* * Initialization sequence for SDRAM, from the data sheet: * * 1. A minimum pause of 200 us is provided to precede any * signal toggle. */ udelay(200); /* * 2. A Precharge All command is issued to the SDRAM */ hsdramc1_writel(MR, HSDRAMC1_MODE_BANKS_PRECHARGE); hsdramc1_readl(MR); writel(0, sdram); /* * 3. Eight auto-refresh (CBR) cycles are provided */ hsdramc1_writel(MR, HSDRAMC1_MODE_AUTO_REFRESH); hsdramc1_readl(MR); for (i = 0; i < 8; i++) writel(0, sdram); /* * 4. A mode register set (MRS) cycle is issued to program * SDRAM parameters, in particular CAS latency and burst * length. * * CAS from info struct, burst length 1, serial burst type */ hsdramc1_writel(MR, HSDRAMC1_MODE_LOAD_MODE); hsdramc1_readl(MR); writel(0, sdram + (info->cas << 4)); /* * 5. A Normal Mode command is provided, 3 clocks after tMRD * is met. * * From the timing diagram, it looks like tMRD is 3 * cycles...try a dummy read from the peripheral bus. */ hsdramc1_readl(MR); hsdramc1_writel(MR, HSDRAMC1_MODE_NORMAL); hsdramc1_readl(MR); writel(0, sdram); /* * 6. Write refresh rate into SDRAMC refresh timer count * register (refresh rate = timing between refresh cycles). * * 15.6 us is a typical value for a burst of length one */ bus_hz = get_sdram_clk_rate(); hsdramc1_writel(TR, info->refresh_period); printf("SDRAM: %u MB at address 0x%08lx\n", sdram_size >> 20, info->phys_addr); printf("Testing SDRAM..."); for (i = 0; i < sdram_size / 4; i++) sdram[i] = i; for (i = 0; i < sdram_size / 4; i++) { tmp = sdram[i]; if (tmp != i) { printf("FAILED at address 0x%08lx\n", info->phys_addr + i * 4); printf("SDRAM: read 0x%lx, expected 0x%lx\n", tmp, i); return 0; } } puts("OK\n"); return sdram_size; } #endif /* CFG_HSDRAMC */ |