Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 189 190 191 192 193 194 195 196 197 198 199 200 201 202 203 204 205 206 | // SPDX-License-Identifier: GPL-2.0+ /* * (C) Copyright 2004-2008 * Texas Instruments, <www.ti.com> * * Author : * Sunil Kumar <sunilsaini05@gmail.com> * Shashi Ranjan <shashiranjanmca05@gmail.com> * * (C) Copyright 2009 * Frederik Kriewitz <frederik@kriewitz.eu> * * Derived from Beagle Board and 3430 SDP code by * Richard Woodruff <r-woodruff2@ti.com> * Syed Mohammed Khasim <khasim@ti.com> * */ #include <common.h> #include <dm.h> #include <env.h> #include <ns16550.h> #include <twl4030.h> #include <asm/io.h> #include <asm/arch/mmc_host_def.h> #include <asm/arch/mux.h> #include <asm/arch/sys_proto.h> #include <asm/arch/mem.h> #include <asm/mach-types.h> #include "devkit8000.h" #include <asm/gpio.h> #ifdef CONFIG_DRIVER_DM9000 #include <net.h> #include <netdev.h> #endif DECLARE_GLOBAL_DATA_PTR; static u32 gpmc_net_config[GPMC_MAX_REG] = { NET_GPMC_CONFIG1, NET_GPMC_CONFIG2, NET_GPMC_CONFIG3, NET_GPMC_CONFIG4, NET_GPMC_CONFIG5, NET_GPMC_CONFIG6, 0 }; static const struct ns16550_platdata devkit8000_serial = { .base = OMAP34XX_UART3, .reg_shift = 2, .clock = V_NS16550_CLK, .fcr = UART_FCR_DEFVAL, }; U_BOOT_DEVICE(devkit8000_uart) = { "ns16550_serial", &devkit8000_serial }; /* * Routine: board_init * Description: Early hardware init. */ int board_init(void) { gpmc_init(); /* in SRAM or SDRAM, finish GPMC */ /* board id for Linux */ gd->bd->bi_arch_number = MACH_TYPE_DEVKIT8000; /* boot param addr */ gd->bd->bi_boot_params = (OMAP34XX_SDRC_CS0 + 0x100); return 0; } /* Configure GPMC registers for DM9000 */ static void gpmc_dm9000_config(void) { enable_gpmc_cs_config(gpmc_net_config, &gpmc_cfg->cs[6], CONFIG_DM9000_BASE, GPMC_SIZE_16M); } /* * Routine: misc_init_r * Description: Configure board specific parts */ int misc_init_r(void) { struct ctrl_id *id_base = (struct ctrl_id *)OMAP34XX_ID_L4_IO_BASE; #ifdef CONFIG_DRIVER_DM9000 uchar enetaddr[6]; u32 die_id_0; #endif twl4030_power_init(); #ifdef CONFIG_TWL4030_LED twl4030_led_init(TWL4030_LED_LEDEN_LEDAON | TWL4030_LED_LEDEN_LEDBON); #endif #ifdef CONFIG_DRIVER_DM9000 /* Configure GPMC registers for DM9000 */ enable_gpmc_cs_config(gpmc_net_config, &gpmc_cfg->cs[6], CONFIG_DM9000_BASE, GPMC_SIZE_16M); /* Use OMAP DIE_ID as MAC address */ if (!eth_env_get_enetaddr("ethaddr", enetaddr)) { printf("ethaddr not set, using Die ID\n"); die_id_0 = readl(&id_base->die_id_0); enetaddr[0] = 0x02; /* locally administered */ enetaddr[1] = readl(&id_base->die_id_1) & 0xff; enetaddr[2] = (die_id_0 & 0xff000000) >> 24; enetaddr[3] = (die_id_0 & 0x00ff0000) >> 16; enetaddr[4] = (die_id_0 & 0x0000ff00) >> 8; enetaddr[5] = (die_id_0 & 0x000000ff); eth_env_set_enetaddr("ethaddr", enetaddr); } #endif omap_die_id_display(); return 0; } /* * Routine: set_muxconf_regs * Description: Setting up the configuration Mux registers specific to the * hardware. Many pins need to be moved from protect to primary * mode. */ void set_muxconf_regs(void) { MUX_DEVKIT8000(); } #if defined(CONFIG_MMC) int board_mmc_init(bd_t *bis) { return omap_mmc_init(0, 0, 0, -1, -1); } #endif #if defined(CONFIG_MMC) void board_mmc_power_init(void) { twl4030_power_mmc_init(0); } #endif #if defined(CONFIG_DRIVER_DM9000) & !defined(CONFIG_SPL_BUILD) /* * Routine: board_eth_init * Description: Setting up the Ethernet hardware. */ int board_eth_init(bd_t *bis) { return dm9000_initialize(bis); } #endif #ifdef CONFIG_SPL_OS_BOOT /* * Do board specific preparation before SPL * Linux boot */ void spl_board_prepare_for_linux(void) { gpmc_dm9000_config(); } /* * devkit8000 specific implementation of spl_start_uboot() * * RETURN * 0 if the button is not pressed * 1 if the button is pressed */ int spl_start_uboot(void) { int val = 0; if (!gpio_request(SPL_OS_BOOT_KEY, "U-Boot key")) { gpio_direction_input(SPL_OS_BOOT_KEY); val = gpio_get_value(SPL_OS_BOOT_KEY); gpio_free(SPL_OS_BOOT_KEY); } return !val; } #endif /* * Routine: get_board_mem_timings * Description: If we use SPL then there is no x-loader nor config header * so we have to setup the DDR timings ourself on the first bank. This * provides the timing values back to the function that configures * the memory. We have either one or two banks of 128MB DDR. */ void get_board_mem_timings(struct board_sdrc_timings *timings) { /* General SDRC config */ timings->mcfg = MICRON_V_MCFG_165(128 << 20); timings->rfr_ctrl = SDP_3430_SDRC_RFR_CTRL_165MHz; /* AC timings */ timings->ctrla = MICRON_V_ACTIMA_165; timings->ctrlb = MICRON_V_ACTIMB_165; timings->mr = MICRON_V_MR_165; } |