Loading...
1 2 3 4 5 6 7 8 9 10 11 12 13 14 15 16 17 18 19 20 21 22 23 24 25 26 27 28 29 30 31 32 33 34 35 36 37 38 39 40 41 42 43 44 45 46 47 48 49 50 51 52 53 54 55 56 57 58 59 60 61 62 63 64 65 66 67 68 69 70 71 72 73 74 75 76 77 78 79 80 81 82 83 84 85 86 87 88 89 90 91 92 93 94 95 96 97 98 99 100 101 102 103 104 105 106 107 108 109 110 111 112 113 114 115 116 117 118 119 120 121 122 123 124 125 126 127 128 129 130 131 132 133 134 135 136 137 138 139 140 141 142 143 144 145 146 147 148 149 150 151 152 153 154 155 156 157 158 159 160 161 162 163 164 165 166 167 168 169 170 171 172 173 174 175 176 177 178 179 180 181 182 183 184 185 186 187 188 | /* SPDX-License-Identifier: GPL-2.0+ */ /* * Common board functions for Siemens TAURUS (AT91SAM9G20) based boards * (C) Copyright 2013 Siemens AG * * Based on: * U-Boot file: include/configs/at91sam9260ek.h * * (C) Copyright 2007-2008 * Stelian Pop <stelian@popies.net> * Lead Tech Design <www.leadtechdesign.com> */ #ifndef __CONFIG_H #define __CONFIG_H /* * SoC must be defined first, before hardware.h is included. * In this case SoC is defined in boards.cfg. */ #include <asm/hardware.h> #include <linux/sizes.h> /* * Warning: changing CONFIG_SYS_TEXT_BASE requires * adapting the initial boot program. * Since the linker has to swallow that define, we must use a pure * hex number here! */ /* ARM asynchronous clock */ #define CONFIG_SYS_AT91_SLOW_CLOCK 32768 /* slow clock xtal */ #define CONFIG_SYS_AT91_MAIN_CLOCK 18432000 /* main clock xtal */ /* Misc CPU related */ /* general purpose I/O */ #define CONFIG_ATMEL_LEGACY /* required until (g)pio is fixed */ #define CONFIG_AT91_GPIO_PULLUP 1 /* keep pullups on peripheral pins */ #define CONFIG_USART_BASE ATMEL_BASE_DBGU #define CONFIG_USART_ID ATMEL_ID_SYS /* * SDRAM: 1 bank, min 32, max 128 MB * Initialized before u-boot gets started. */ #define CONFIG_SYS_SDRAM_BASE ATMEL_BASE_CS1 #define CONFIG_SYS_SDRAM_SIZE (128 * SZ_1M) /* * Initial stack pointer: 4k - GENERATED_GBL_DATA_SIZE in internal SRAM, * leaving the correct space for initial global data structure above * that address while providing maximum stack area below. */ #define CONFIG_SYS_INIT_SP_ADDR \ (ATMEL_BASE_SRAM1 + 0x1000 - GENERATED_GBL_DATA_SIZE) /* NAND flash */ #ifdef CONFIG_CMD_NAND #define CONFIG_SYS_MAX_NAND_DEVICE 1 #define CONFIG_SYS_NAND_BASE ATMEL_BASE_CS3 #define CONFIG_SYS_NAND_DBW_8 #define CONFIG_SYS_NAND_MASK_ALE (1 << 21) #define CONFIG_SYS_NAND_MASK_CLE (1 << 22) #define CONFIG_SYS_NAND_ENABLE_PIN AT91_PIN_PC14 #define CONFIG_SYS_NAND_READY_PIN AT91_PIN_PC13 #endif /* Ethernet */ #define CONFIG_RMII #define CONFIG_AT91_WANTS_COMMON_PHY /* USB */ #if defined(CONFIG_BOARD_TAURUS) #define CONFIG_USB_ATMEL #define CONFIG_USB_ATMEL_CLK_SEL_PLLB #define CONFIG_USB_OHCI_NEW #define CONFIG_SYS_USB_OHCI_CPU_INIT #define CONFIG_SYS_USB_OHCI_REGS_BASE 0x00500000 #define CONFIG_SYS_USB_OHCI_SLOT_NAME "at91sam9260" #define CONFIG_SYS_USB_OHCI_MAX_ROOT_PORTS 2 /* USB DFU support */ #define CONFIG_USB_GADGET_AT91 /* DFU class support */ #define DFU_MANIFEST_POLL_TIMEOUT 25000 #endif /* SPI EEPROM */ #define TAURUS_SPI_MASK (1 << 4) #if defined(CONFIG_SPL_BUILD) /* SPL related */ #endif /* bootstrap in spi flash , u-boot + env + linux in nandflash */ #ifndef CONFIG_SPL_BUILD #if defined(CONFIG_BOARD_AXM) #define CONFIG_EXTRA_ENV_SETTINGS \ "addip=setenv bootargs ${bootargs} ip=${ipaddr}:${serverip}:" \ "${gatewayip}:${netmask}:${hostname}:${netdev}::off\0" \ "addtest=setenv bootargs ${bootargs} loglevel=4 test\0" \ "boot_file=setenv bootfile /${project_dir}/kernel/uImage\0" \ "boot_retries=0\0" \ "ethact=macb0\0" \ "flash_nfs=run nand_kernel;run nfsargs;run addip;" \ "upgrade_available;bootm ${kernel_ram};reset\0" \ "flash_self=run nand_kernel;run setbootargs;upgrade_available;" \ "bootm ${kernel_ram};reset\0" \ "flash_self_test=run nand_kernel;run setbootargs addtest;" \ "upgrade_available;bootm ${kernel_ram};reset\0" \ "hostname=systemone\0" \ "kernel_Off=0x00200000\0" \ "kernel_Off_fallback=0x03800000\0" \ "kernel_ram=0x21500000\0" \ "kernel_size=0x00400000\0" \ "kernel_size_fallback=0x00400000\0" \ "loads_echo=1\0" \ "nand_kernel=nand read.e ${kernel_ram} ${kernel_Off} " \ "${kernel_size}\0" \ "net_nfs=run boot_file;tftp ${kernel_ram} ${bootfile};" \ "run nfsargs;run addip;upgrade_available;" \ "bootm ${kernel_ram};reset\0" \ "netdev=eth0\0" \ "nfsargs=run root_path;setenv bootargs ${bootargs} root=/dev/nfs " \ "rw nfsroot=${serverip}:${rootpath} " \ "at91sam9_wdt.wdt_timeout=16\0" \ "partitionset_active=A\0" \ "preboot=echo;echo Type 'run flash_self' to use kernel and root " \ "filesystem on memory;echo Type 'run flash_nfs' to use " \ "kernel from memory and root filesystem over NFS;echo Type " \ "'run net_nfs' to get Kernel over TFTP and mount root " \ "filesystem over NFS;echo\0" \ "project_dir=systemone\0" \ "root_path=setenv rootpath /home/projects/${project_dir}/rootfs\0" \ "rootfs=/dev/mtdblock5\0" \ "rootfs_fallback=/dev/mtdblock7\0" \ "setbootargs=setenv bootargs ${bootargs} console=ttyMTD,mtdoops " \ "root=${rootfs} rootfstype=jffs2 panic=7 " \ "at91sam9_wdt.wdt_timeout=16\0" \ "stderr=serial\0" \ "stdin=serial\0" \ "stdout=serial\0" \ "upgrade_available=0\0" #endif #endif /* #ifndef CONFIG_SPL_BUILD */ /* Defines for SPL */ #define CONFIG_SPL_MAX_SIZE (31 * SZ_512) #define CONFIG_SPL_STACK (ATMEL_BASE_SRAM1 + SZ_16K) #define CONFIG_SYS_SPL_MALLOC_START (CONFIG_SYS_TEXT_BASE - \ CONFIG_SYS_MALLOC_LEN) #define CONFIG_SYS_SPL_MALLOC_SIZE CONFIG_SYS_MALLOC_LEN #define CONFIG_SPL_BSS_START_ADDR CONFIG_SPL_MAX_SIZE #define CONFIG_SPL_BSS_MAX_SIZE (3 * SZ_512) #define CONFIG_SYS_NAND_ENABLE_PIN_SPL (2*32 + 14) #define CONFIG_SYS_USE_NANDFLASH 1 #define CONFIG_SPL_NAND_RAW_ONLY #define CONFIG_SPL_NAND_SOFTECC #define CONFIG_SYS_NAND_U_BOOT_SIZE SZ_512K #define CONFIG_SYS_NAND_U_BOOT_START CONFIG_SYS_TEXT_BASE #define CONFIG_SYS_NAND_U_BOOT_DST CONFIG_SYS_TEXT_BASE #define CONFIG_SYS_NAND_SIZE (256 * SZ_1M) #define CONFIG_SYS_NAND_ECCSIZE 256 #define CONFIG_SYS_NAND_ECCBYTES 3 #define CONFIG_SYS_NAND_ECCPOS { 40, 41, 42, 43, 44, 45, 46, 47, \ 48, 49, 50, 51, 52, 53, 54, 55, \ 56, 57, 58, 59, 60, 61, 62, 63, } #define CONFIG_SPL_ATMEL_SIZE #define CONFIG_SYS_MASTER_CLOCK 132096000 #define AT91_PLL_LOCK_TIMEOUT 1000000 #define CONFIG_SYS_AT91_PLLA 0x202A3F01 #define CONFIG_SYS_MCKR 0x1300 #define CONFIG_SYS_MCKR_CSS (0x02 | CONFIG_SYS_MCKR) #define CONFIG_SYS_AT91_PLLB 0x10193F05 #define CONFIG_SPL_PAD_TO CONFIG_SYS_NAND_U_BOOT_OFFS #define CONFIG_SYS_SPL_LEN CONFIG_SPL_PAD_TO #endif |